# Chapter 11 Design Elements (X74\_42 to X74\_521)

This chapter describes design elements included in the Unified Libraries. The elements are organized in alphanumeric order with all numeric suffixes in ascending order.

Information on the specific architectures supported by each of the following libraries is contained under the Applicable Architectures section of the Unified Libraries Chapter.

- XC3000 Library
- XC4000E Library
- XC4000X Library
- XC5200 Library
- XC9000 Library
- Spartan Library
- SpartanXL Library
- Virtex Library
- **Note:** Wherever *XC4000* is mentioned, the information applies to all architectures supported by the XC4000E and XC4000X libraries.
- **Note:** Wherever *Spartans* or *Spartan series* is mentioned, the information applies to all architectures supported by the Spartan and SpartanXL libraries.

Schematics are included for each library if the implementation differs. Design elements with bused or multiple I/O pins (2-, 4-, 8-, 16-bit versions) typically include just one schematic — generally the 8-bit version. When only one schematic is included, implementation of the smaller and larger elements differs only in the number of sections. In cases where an 8-bit version is very large, an appropriate smaller element serves as the schematic example.

### X74\_42 4- to 10-Line BCD-to-Decimal Decoder with Active-Low Outputs

XC3000	XC4000 E	XC4000 X	XC5200	XC9000	Spartan	Spartan XL	Virtex
Macro	Macro	Macro	Macro	Macro	Macro	Macro	N/A



X74\_42 decodes the 4-bit BCD number on the data inputs (A - D). Only one of the ten outputs (Y9 - Y0) is active (Low) at a time, which reflects the decimal equivalent of the BCD number on inputs A - D. All outputs are inactive (High) during any one of six illegal states, as shown in the truth table.

Inputs				Outputs	
D	С	В	Α	Selected (Low) Output	
0	0	0	0	Y0	
0	0	0	1	Y1	
0	0	1	0	Y2	
0	0	1	1	Y3	
0	1	0	0	Y4	
0	1	0	1	Y5	
0	1	1	0	Y6	
0	1	1	1	Y7	
1	0	0	0	Y8	
1	0	0	1	Y9	
1	0	1	0	All Outputs High	
1	0	1	1	All Outputs High	

1	1	0	0	All Outputs High						
1	1	0	1	All Outputs High						
1	1	1	0	All Outputs High						
1	1	1	1	All Outputs High						
Selected	Selected output is Low (0) and all others are High									

Figure 11-1X74\_42 Implementation XC3000, XC4000, XC5200, XC9000, Spartans



4 - libguide

#### X74\_L85 4-Bit Expandable Magnitude Comparator

XC3000	XC4000 E	XC4000 X	XC5200	XC9000	Spartan	Spartan XL	Virtex
Macro	Macro	Macro	Macro	Macro	Macro	Macro	N/A



X74\_L85 is a 4-bit magnitude comparator that compares two 4-bit binary-weighted words A3 – A0 and B3 – B0, where A3 and B3 are the most significant bits. The greater-than output, AGBO, is High when A>B. The less-than output, ALBO, is High when A<B, and the equal output, AEBO, is High when A=B. The expansion inputs, AGBI, ALBI, and AEBI, are the least significant bits. Words of greater length can be compared by cascading the comparators. The AGBO, ALBO, and AEBO outputs of the stage handling less-significant bits are connected to the corresponding AGBI, ALBI, and AEBI inputs of the next stage handling more-significant bits. For proper operation, the stage handling the least significant bits must have AGBI and ALBI tied Low and AEBI tied High.

Input	S		Outputs							
A3, B3	A2, B2	A1, B1	A0, B0	AG BI	AL BI	AE BI	AG BO	AL BO	AE BO	
A3>	Х	Х	X	Х	Х	Х	1	0	0	=

A3< B3	Х	Х	Х	Х	Х	Х	0	1	0
A3= B3	A2> B2	Х	Х	Х	Х	Х	1	0	0
A3= B3	A2< B2	Х	Х	Х	Х	Х	0	1	0
A3= B3	A2= B2	A1> B1	Х	Х	Х	Х	1	0	0
A3= B3	A2= B2	A1< B1	Х	Х	Х	Х	0	1	0
A3= B3	A2= B2	A1= B1	A0> B0	Х	Х	Х	1	0	0
A3= B3	A2= B2	A1= B1	A0< B0	Х	Х	Х	0	1	0
A3= B3	A2= B2	A1= B1	A0= B0	1	0	0	1	0	0
A3= B3	A2= B2	A1= B1	A0= B0	0	1	0	0	1	0
A3= B3	A2= B2	A1= B1	A0= B0	0	0	1	0	0	1
A3= B3	A2= B2	A1= B1	A0= B0	0	1	1	0	1	1
A3= B3	A2= B2	A1= B1	A0= B0	1	0	1	1	0	1
A3= B3	A2= B2	A1= B1	A0= B0	1	1	1	1	1	1
A3= B3	A2= B2	A1= B1	A0= B0	1	1	0	1	1	0
A3= B3	A2= B2	A1= B1	A0= B0	0	0	0	0	0	0

Figure 11-2X74\_L85 Implementation XC3000, XC4000, XC5200, Spartans



37988

7 - libguide





### X74\_138

### 3- to 8-Line Decoder/Demultiplexer with Active-Low Outputs and Three

#### Enables

XC3000	XC4000 E	XC4000 X	XC5200	XC9000	Spartan	Spartan XL	Virtex
Macro	Macro	Macro	Macro	Macro	Macro	Macro	N/A



 $X74_{138}$  is an expandable decoder/demultiplexer with one active-High enable input (G1), two active-Low enable inputs (G2A and G2B), and eight active-Low outputs (Y7 – Y0). When G1 is High and G2A and G2B are Low, one of the eight active-Low outputs is selected with a 3-bit binary address on address inputs A, B, and C. The non-selected outputs are High. When G1 is Low or when G2A or G2B is High, all outputs are High.

X74\_138 can be used as an 8-output active-Low demultiplexer by tying the data input to one of the enable inputs.

Inp	outs					Outputs							
С	В	Α	G 1	G 2 A	G 2 B	Y 7	Y 6	Y 5	Y 4	Y 3	Y 2	Y 1	Y 0
0	0	0	1	0	0	1	1	1	1	1	1	1	0
0	0	1	1	0	0	1	1	1	1	1	1	0	1
0	1	0	1	0	0	1	1	1	1	1	0	1	1
0	1	1	1	0	0	1	1	1	1	0	1	1	1
1	0	0	1	0	0	1	1	1	0	1	1	1	1

1	0	1	1	0	0	1	1	0	1	1	1	1	1
1	1	0	1	0	0	1	0	1	1	1	1	1	1
1	1	1	1	0	0	0	1	1	1	1	1	1	1
X	Х	Х	0	Х	Х	1	1	1	1	1	1	1	1
X	Х	Х	Х	1	Х	1	1	1	1	1	1	1	1
X	Х	Х	Х	Х	1	1	1	1	1	1	1	1	1

Figure 11-4X74\_138 Implementation XC3000, XC4000, XC5200, XC9000, Spartans



#### X74\_139

## 2- to 4-Line Decoder/Demultiplexer with Active-Low Outputs and Active-Low Enable

XC3000	XC4000 E	XC4000 X	XC5200	XC9000	Spartan	Spartan XL	Virtex	
Macro	Macro	Macro	Macro	Macro	Macro	Macro	N/A	
A X B G C	(74_139	→ ¥0 → ¥1 → ¥2 → ¥3						
	X4	165						

 $X74_{139}$  implements one half of a standard 74139 dual 2- to 4-line decoder/demultiplexer. When the active-Low enable input (G) is Low, one of the four active-Low outputs (Y3 – Y0) is selected with the 2-bit binary address on the A and B address input lines. B is the High-order address bit. The non-selected outputs are High. Also, when G is High all outputs are High.

X74\_139 can be used as a 4-output active-Low demultiplexer by tying the data input to G.

Inputs	5		Outpu	Outputs						
G	В	Α	Y3	Y2	Y1	Y0				
0	0	0	1	1	1	0				
0	0	1	1	1	0	1				
0	1	0	1	0	1	1				
0	1	1	0	1	1	1				
1	Х	Х	1	1	1	1				
	Δ	Δ	1	1	I	1				

Figure 11-5X74\_139 Implementation XC3000, XC4000, XC5200, XC9000, Spartans



X74\_147 10- to 4-Line Priority Encoder with Active-Low Inputs and Outputs

XC3000	XC4000 E	XC4000 X	XC5200	XC9000	Spartan	Spartan XL	Virtex
Macro	Macro	Macro	Macro	Macro	Macro	Macro	N/A



 $X74_{147}$  is a 10-line-to-BCD-priority encoder that accepts data from nine active-Low inputs (I9 – I1) and produces a binary-coded decimal (BCD) representation on the four active-Low outputs A, B, C, and D. The data inputs are weighted, so when more than one input is active, only the one with the highest priority is encoded, with I9 having the highest priority. Only nine inputs are provided, because the implied "zero" condition requires no data input. "Zero" is encoded when all data inputs are High.

Inpu	nputs Outputs												
19	18	17	16	15	14	13	12	11	D	С	В	Α	
1	1	1	1	1	1	1	1	0	1	1	1	0	
1	1	1	1	1	1	1	0	Х	1	1	0	1	
1	1	1	1	1	1	0	Х	Х	1	1	0	0	
1	1	1	1	1	0	Х	Х	Х	1	0	1	1	
1	1	1	1	0	Х	Х	Х	Х	1	0	1	0	
1	1	1	0	Х	Х	Х	Х	Х	1	0	0	1	
1	1	0	Х	Х	Х	Х	Х	Х	1	0	0	0	
1	0	Х	Х	Х	Х	Х	Х	Х	0	1	1	1	
0	Х	Х	Х	Х	Х	Х	Х	Х	0	1	1	0	
1	1	1	1	1	1	1	1	1	1	1	1	1	

Figure 11-6X74\_147 Implementation XC3000, XC4000, XC5200, XC9000, Spartans



#### X74\_148

## 8- to 3-Line Cascadable Priority Encoder with Active-Low Inputs and Outputs

XC3000	XC4000 E	XC4000 X	XC5200	XC9000	Spartan	Spartan XL	Virtex
Macro	Macro	Macro	Macro	Macro	Macro	Macro	N/A
00000000000000000000000000000000000000	X74_148	0 <u>A0</u> 0 <u>A1</u> 0 <u>A2</u> 0 <u>E0</u> 0 <u>GS</u>					
	X	4167					

X74\_148 8-input priority encoder accepts data from eight active-Low inputs (I7 – I0) and produces a binary representation on the three active-Low outputs (A2 – A0). The data inputs are weighted, so when more than one of the inputs is active, only the input with the highest priority is encoded, I7 having the highest priority. The active-Low group signal (GS) is Low whenever one of the data inputs is Low and the active-Low enable input (EI) is Low.

The active-Low enable input (EI) and active-Low enable output (EO) are used to cascade devices and retain priority control. The EO of the highest priority stage is connected to the EI of the next-highest priority stage. When EI is High, the data outputs and EO are High. When EI is Low, the encoder output represents the highest-priority Low data input, and the EO is High. When EI is Low and all the data inputs are High, the EO output is Low to enable the next-lower priority stage.

Inp	Inputs Outputs												
E	l	I	l	I	l	l	I	I	A	A	A	G	E
I	7	6	5	4	3	2	1	0	2	1	0	S	O

1	Х	Х	Х	Х	Х	Х	Х	Х	1	1	1	1	1
0	1	1	1	1	1	1	1	1	1	1	1	1	0
0	1	1	1	1	1	1	1	0	1	1	1	0	1
0	1	1	1	1	1	1	0	Х	1	1	0	0	1
0	1	1	1	1	1	0	Х	Х	1	0	1	0	1
0	1	1	1	1	0	Х	Х	Х	1	0	0	0	1
0	1	1	1	0	Х	Х	Х	Х	0	1	1	0	1
0	1	1	0	Х	Х	Х	Х	Х	0	1	0	0	1
0	1	0	Х	Х	Х	Х	Х	Х	0	0	1	0	1
0	0	Х	Х	Х	Х	Х	Х	Х	0	0	0	0	1

Figure 11-7X74\_148 Implementation XC3000, XC4000, XC5200, XC9000, Spartans



18 - libguide

### X74\_150 16-to-1 Multiplexer with Active-Low Enable and Output

N/A

X4168

When the active-Low enable input (G) is Low, the X74\_150 multiplexer chooses one data bit from 16 sources (E15 – E0) under the control of select inputs A, B, C, and D. The active-Low output (W) reflects the inverse of the selected input, as shown in the truth table. When the enable input (G) is High, the output (W) is High.

Inputs					Outputs
G	D	С	В	Α	Selected Input Appears (Inverted) on W
1	Х	Х	Х	Х	1
0	0	0	0	0	EO
0	0	0	0	1	E1
0	0	0	1	0	E2
0	0	0	1	1	E3
0	0	1	0	0	E4
0	0	1	0	1	E5
0	0	1	1	0	E6
0	0	1	1	1	E7
0	1	0	0	0	E8
0	1	0	0	1	E9
0	1	0	1	0	E10
0	1	0	1	1	E11
0	1	1	0	0	E12
0	1	1	0	1	E13
0	1	1	1	0	E14
0	1	1	1	1	E15

Figure 11-8X74\_150 Implementation XC3000, XC4000, XC5200, XC9000, Spartans



### X74\_151

## 8-to-1 Multiplexer with Active-Low Enable and Complementary Outputs

XC3000	XC4000 E	XC4000 X	XC5200	XC9000	Spartan	Spartan XL	Virtex
Macro	Macro	Macro	Macro	Macro	Macro	Macro	N/A



When the active-Low enable (G) is Low, the X74\_151 multiplexer chooses one data bit from eight sources (D7 - D0) under control of the select inputs A, B, and C. The output (Y) reflects the state of the selected input, and the active-Low output (W) reflects the inverse of the selected input as shown in the truth table. When G is High, the Y output is Low, and the W output is High.

Inputs			Outputs		
G	С	В	Α	Y	w
1	Х	Х	Х	0	1
0	0	0	0	D0	$\overline{\text{D0}}$
0	0	0	1	D1	D1
0	0	1	0	D2	D2
0	0	1	1	D3	D3
0	1	0	0	D4	D4
0	1	0	1	D5	D5
0	1	1	0	D6	D6
0	1	1	1	D7	D7



#### Figure 11-9X74\_151 Implementation XC3000, XC4000, XC5200, XC9000, Spartans

### X74\_152 8-to-1 Multiplexer with Active-Low Output

XC3000	XC4000 E	XC4000 X	XC5200	XC9000	Spartan	Spartan XL	Virtex
Macro	Macro	Macro	Macro	Macro	Macro	Macro	N/A



 $X74_{152}$  multiplexer chooses one data bit from eight sources (D7 – D0) under control of the select inputs A, B, and C. The active-Low output (W) reflects the inverse of the selected data input, as shown in the truth table.

Inputs			Outputs
с	В	A	w
0	0	0	DO
0	0	1	D1
0	1	0	D2
0	1	1	D3
1	0	0	D4
1	0	1	D5
1	1	0	D6
1	1	1	D7

Figure 11-10X74\_152 Implementation XC3000, XC4000, XC5200, XC9000, Spartans



### X74\_153

## Dual 4-to-1 Multiplexer with Active-Low Enables and Common Select Input

XC3000	XC4000 E	XC4000 X	XC5200	XC9000	Spartan	Spartan XL	Virtex
Macro	Macro	Macro	Macro	Macro	Macro	Macro	N/A



When the active-Low enable inputs G1 and G2 are Low, the data output Y1, reflects the data input chosen by select inputs A and B from data inputs I1C3 – I1C0. The data output Y2 reflects the data input chosen by select inputs A and B from data inputs I2C3 – I2C0. When G1 or G2 is High, the corresponding output, Y1 or Y2 respectively, is Low.

Inputs				Outputs		
G1	G2	В	Α	Y1	Y2	
1	1	Х	Х	0	0	
1	0	0	0	0	I2C0	
1	0	0	1	0	I2C1	
1	0	1	0	0	I2C2	
1	0	1	1	0	I2C3	
0	1	0	0	I1C0	0	
0	1	0	1	I1C1	0	
0	1	1	0	I1C2	0	
0	1	1	1	I1C3	0	
0	0	0	0	I1C0	I2C0	

0	0	0	1	I1C1	I2C1
0	0	1	0	I1C2	I2C2
0	0	1	1	I1C3	I2C3

Figure 11-11X74\_153 Implementation XC3000, XC4000, XC5200, XC9000, Spartans



X7896

#### X74\_154

## 4- to 16-Line Decoder/Demultiplexer with Two Enables and Active-Low Outputs

XC3000	XC4000 E	XC4000 X	XC5200	XC9000	Spartan	Spartan XL	Virtex

Macro	Macro	Macro	Macro	Macro	Macro	Macro	N/A
A B C D	X74_154	0 Y0 9 Y1 9 Y2 9 Y4 9 Y5 9 Y7 9 Y9 9 Y10 0 Y11 0 Y12 9 Y13					
<u>G1</u> <u>G2</u> )	x	0 <u>Y14</u> 0 <u>Y15</u> 0 <u>Y15</u>					

When the active-Low enable inputs G1 and G2 of the X74\_154 decoder/demultiplexer are Low, one of 16 active-Low outputs, Y15 – Y0, is selected under the control of four binary address inputs A, B, C, and D. The non-selected inputs are High. Also, when either input G1 or G2 is High, all outputs are High.

The X74\_154 can be used as a 16-to-1 demultiplexer by tying the data input to one of the G inputs and tying the other G input Low.

Inputs					Out	Outputs							
G 1	G 2	D	С	в	Α	Y1 5	Y1 4	Y1 3	Y1 2	Y1 1	Y1 0	Y9	 Y0
1	X	X	X	X	X	1	1	1	1	1	1	1	 1
X	1	Х	Х	Х	Х	1	1	1	1	1	1	1	 1

0	0	1	1	1	1	0	1	1	1	1	1	1	 1
0	0	1	1	1	0	1	0	1	1	1	1	1	 1
0	0	1	1	0	1	1	1	0	1	1	1	1	 1
-	-	-	-	-	-	-	-	-	-	-	-	-	
-	-	-	-	-	-	-	-	-	-	-	-	-	
-	-	-	-	-	-	-	-	-	-	-	-	-	
0	0	0	0	0	0	1	1	1	1	1	1	1	 0

Figure 11-12X74\_154 Implementation XC3000, XC4000, XC5200, XC9000, Spartans



#### X74\_157 Quadruple 2-to-1 Multiplexer with Common Select and Active-Low Enable

XC3000	XC4000 E	XC4000 X	XC5200	XC9000	Spartan	Spartan XL	Virtex
Macro	Macro	Macro	Macro	Macro	Macro	Macro	N/A



When the active-Low enable input (G) of the X74\_157 multiplexer is Low, a 4-bit word is selected from one of two sources (A3 - A0 or B3 - B0) under the control of the select input (S) and is reflected on the four outputs (Y4 - Y1). When S is Low, the outputs reflect A3 - A0; when S is High, the outputs reflect B3 - B0. When G is High, the outputs are Low.

Inputs				Outputs
G	S	В	А	Y
1	Х	Х	Х	0
0	1	1	Х	1
0	1	0	Х	0



Figure 11-13X74\_157 Implementation XC3000, XC4000, XC5200, XC9000, Spartans



#### X74\_158

Quadruple 2-to-1 Multiplexer with Common Select, Active-Low Enable, and Active-Low Outputs

XC3000	XC4000 E	XC4000 X	XC5200	XC9000	Spartan	Spartan XL	Virtex
Macro	Macro	Macro	Macro	Macro	Macro	Macro	N/A



When the active-Low enable (G) of the X74\_158 multiplexer is Low, a 4-bit word is selected from one of two sources (A3 - A0 or B3 - B0) under the control of the common select input (S). The inverse of the selected word is reflected on the active-Low outputs (Y4 - Y1). When S is Low,  $\overline{A3} - \overline{A0}$  appear on the outputs; when S is High,  $\overline{B3} - \overline{B0}$  appear on the outputs. When G is High, the outputs are High.

Inputs				Outputs
G	S	В	Α	Y
1	Х	Х	Х	1
0	1	1	Х	0
0	1	0	Х	1
0	0	Х	1	0
0	0	Х	0	1

Figure 11-14X74\_158 Implementation XC3000, XC4000, XC5200, XC9000, Spartans



#### X74\_160

4-Bit BCD Counter with Parallel and Trickle Enables, Active-Low Load Enable, and Asynchronous Clear

XC3000	XC4000 E	XC4000 X	XC5200	XC9000	Spartan	Spartan XL	Virtex
Macro	Macro	Macro	Macro	Macro	Macro	Macro	N/A



X74\_160 is a 4-stage, 4-bit, synchronous, loadable, resettable, cascadable, binary-coded decimal (BCD) counter. The active-Low asynchronous clear (CLR), when Low, overrides all other inputs and resets the data (QD, QC, QB, QA) and ripple carry-out (RCO) outputs Low. When the active-Low load enable input (LOAD) is Low and CLR is High, parallel clock enable (ENP), and trickle clock enable (ENT) are overridden and data on inputs A, B, C, and D are loaded into the counter during the Low-to-High clock transition. The data outputs (QD, QC, QB, QA) increment when ENP, ENT LOAD, and CLR are High during the Low-to-High clock transition. The counter ignores clock transitions when ENP or ENT are Low and LOAD is High. RCO is High when QD, QA, and ENT are High and QC and QB are Low.

Inputs						Outputs	5
CLR	LOA D	ENP	ENT	D – A	СК	QD – QA	RCO
0	Х	Х	Х	Х	Х	0	0
1	0	Х	Х	D – A	↑	d – a	RCO
1	1	0	Х	Х	Х	No Chg	RCO
1	1	Х	0	Х	Х	No Chg	0
1	1	1	1	Х	↑	Inc	RCO

#### $RCO = (QD \bullet \overline{QC} \bullet \overline{QB} \bullet QA \bullet ENT)$

d – a = state of referenced input one set-up time prior to active clock transition

#### **Carry-Lookahead Design**

The carry-lookahead design allows cascading of large counters without extra gating. Both ENT and ENP must be High to count. ENT is fed forward to enable RCO, which produces a High output pulse with the approximate duration of the QA output. The following figure illustrates a carry-lookahead design.

#### Figure 11-15Carry-Lookahead Design


The RCO output of the first stage of the ripple carry is connected to the ENP input of the second stage and all subsequent

stages. The RCO output of the second stage and all subsequent stages is connected to the ENT input of the next stage. The ENT of the second stage is always enabled/tied to VCC. CE is always connected to the ENT input of the first stage. This cascading method allows the first stage of the ripple carry to be built as a prescaler. In other words, the first stage is built to count very fast.

The counter recovers from any of six possible illegal states and returns to a normal count sequence within two clock cycles.



Figure 11-16X74\_160 Implementation XC3000

Figure 11-17X74\_160 Implementation XC4000, XC5200, Spartans



X7602

Figure 11-18X74\_160 Implementation XC9000



## X74\_161

4-Bit Binary Counter with Parallel and Trickle Enables, Active-Low Load

XC3000	XC4000 E	XC4000 X	XC5200	XC9000	Spartan	Spartan XL	Virtex
Macro	Macro	Macro	Macro	Macro	Macro	Macro	N/A
A B C D LOAD ENP CK CLF	X74_16	1 QA QB QC QD RCO					

#### Enable, and Asynchronous Clear

X74\_161 is a 4-stage, 4-bit, synchronous, loadable, resettable, cascadable binary counter. The active-Low asynchronous clear (CLR), when Low, overrides all other inputs and resets the data outputs (QD, QC, QB, QA) and the ripple carry-out output (RCO) Low. When the active-Low load enable (LOAD) is Low and CLR is High, parallel clock enable (ENP) and trickle clock enable (ENT) are overridden and the data on inputs A, B, C, and D is loaded into the counter during the Low-to-High clock (CK) transition. The data outputs (QD, QC, QB, QA) increment when LOAD, ENP, ENT, and CLR are High during the Low-to-High clock transition. The counter ignores clock transitions when LOAD is High and ENP or ENT are Low. RCO is High when QD – QA and ENT are High.

The carry-lookahead design accommodates large counters without extra gating. Refer to <u>"Carry-Lookahead Design"</u> in the "X74\_160" section for more information.

Inputs						Outputs	5
CLR	LOA D	ENP	ENT	D – A	СК	QD – QA	RCO
0	Х	Х	Х	Х	Х	0	0
1	0	Х	Х	D – A	↑	d – a	RCO
1	1	0	Х	Х	Х	No	RCO

						Chg	
1	1	Х	0	Х	Х	No Chg	0
1	1	1	1	Х	↑	Inc	RCO
RCO	= (QD•QC	●QB●QA●	ENT)				

d – a = state of referenced input one setup time prior to active clock transition

Figure 11-19X74\_161 Implementation XC3000, XC4000, XC5200, Spartans



Figure 11-20X74\_161 Implementation XC9000



## X74\_162

4-Bit BCD Counter with Parallel and Trickle Enables, Active-Low Load Enable, and Synchronous Reset

XC3000	XC4000 E	XC4000 X	XC5200	XC9000	Spartan	Spartan XL	Virtex
Macro	Macro	Macro	Macro	Macro	Macro	Macro	N/A
A B C D LOAD C ENP ENT CK	X74_16	2 QA QB QC QD RCO					
		X4177					

X74\_162 is a 4-stage, 4-bit, synchronous, loadable, resettable, cascadable binary-coded decimal (BCD) counter. The active-Low synchronous reset (R), when Low, overrides all other inputs and resets the data (QD, QC, QB, QA) and ripple carry-out (RCO) outputs Low during the Low-to-High clock (CK) transition. When the active-Low load enable input (LOAD) is Low and R is High, parallel clock enable (ENP) and trickle clock enable (ENT) are overridden and data on inputs A, B, C, and D is loaded into the counter during the Low-to-High clock transition. The data outputs (QD, QC, QB, QA) increment when ENP, ENT, LOAD, and R are High during the Low-to-High clock transition. The counter ignores clock transitions when ENP or ENT are Low and LOAD is High. RCO is High when QD, QA, and ENT are High and QC and QB are Low.

The carry-lookahead design accommodates cascading large counters without extra gating. Refer to <u>"Carry-Lookahead</u> <u>Design"</u> in the "X74\_160" section for more information.

Inputs		Outputs					
R	LOA D	ENP	ENT	D – A	СК	QD – QA	RCO
0	Х	Х	Х	Х	↑	0	0
1	0	Х	Х	D – A	1	d – a	RCO
1	1	0	Х	Х	Х	No	RCO

						Chg	
1	1	Х	0	Х	Х	No Chg	0
1	1	1	1	Х	1	Inc	RCO

 $RCO = (QD \bullet \overline{QC} \bullet \overline{QB} \bullet QA \bullet ENT)$ 

d - a = state of referenced input one setup time prior to active clock transition





Figure 11-22X74\_162 Implementation XC9000



47 - libguide

## X74\_163

## 4-Bit Binary Counter with Parallel and Trickle Enables, Active-Low Load Enable, and Synchronous Reset

XC3000	XC4000 E	XC4000 X	XC5200	XC9000	Spartan	Spartan XL	Virtex
Macro	Macro	Macro	Macro	Macro	Macro	Macro	N/A



X74\_163 is a 4-stage, 4-bit, synchronous, loadable, resettable, cascadable binary counter. The active-Low synchronous reset (R), when Low, overrides all other inputs and resets the data outputs (QD, QC, QB, QA) and the ripple carry-out output (RCO) Low during the Low-to-High clock (CK) transition. When the active-Low load enable (LOAD) is Low and R is High, parallel clock enable (ENP) and trickle clock enable (ENT) are overridden and the data on inputs (A, B, C, D) is loaded into the counter during the Low-to-High clock (CK) transition. The outputs (QD, QC, QB, QA) increment when LOAD, ENP, ENT, and R are High during the Low-to-High clock transition. The counter ignores clock transitions when LOAD is High and ENP or ENT are Low; RCO is High when QD – QA and ENT are High.

The carry-lookahead design accommodates large counters without extra gating. Refer to <u>"Carry-Lookahead Design"</u> in the "X74\_160" section for more information.

Inputs Outputs							
R	LOA D	ENP	ENT	D – A	СК	QD – QA	RCO

0	Х	Х	Х	Х	↑	0	0
1	0	Х	Х	D <b>–</b> A	↑	d – a	RCO
1	1	0	Х	Х	Х	No Chg	RCO
1	1	Х	0	Х	Х	No Chg	0
1	1	1	1	Х	1	Inc	RCO

 $RCO = (QD \bullet QC \bullet QB \bullet QA \bullet ENT)$ 

d – a = state of referenced input one setup time prior to active clock transition

Figure 11-23X74\_163 Implementation XC3000, XC4000, XC5200, Spartans



Figure 11-24X74\_163 Implementation XC9000



#### X74\_164 8-Bit Serial-In Parallel-Out Shift Register with Active-Low Asynchronous Clear

XC3000	XC4000 E	XC4000 X	XC5200	XC9000	Spartan	Spartan XL	Virtex
Macro	Macro	Macro	Macro	Macro	Macro	Macro	N/A
A B	(74_164	QA QB QC QD QE QF QG					
ск		QH					
CLR		-					
	X41	79					

X74\_164 is an 8-bit, serial input (A and B), parallel output (QH – QA) shift register with an active-Low asynchronous clear (CLR) input. The asynchronous CLR, when Low, overrides the clock input and sets the data outputs (QH – QA) Low. When CLR is High, the AND function of the two data inputs (A and B) is loaded into the first bit of the shift register during the Low-to-High clock (CK) transition and appears on the QA output. During subsequent Low-to-High clock transitions, with CLR High, the data is shifted to the next-highest bit position as new data is loaded into QA (A and B)  $\Rightarrow$ QA, QA $\rightarrow$ QB, QB $\rightarrow$ QC, and so forth).

Registers can be cascaded by connecting the QH output of one stage to the A input of the next stage, by tying B High, and by connecting the clock and CLR inputs in parallel.

Inputs				Outputs	S
CLR	A	В	СК	QA	QB – QH
0	Х	Х	Х	0	0
1	1	1	↑	1	qA – qG

1	0	X	1	0	qA – qG
1	Х	0	↑	0	qA – qG

qA - qG = state of referenced output one setup time prior to active clock transition

Figure 11-25X74\_164 Implementation XC3000, XC4000, XC5200, XC9000, Spartans



## X74\_165S

# 8-Bit Loadable Serial/Parallel-In Parallel-Out Shift Register with Clock Enable

XC3000	XC4000 E	XC4000 X	XC5200	XC9000	Spartan	Spartan XL	Virtex
Macro	Macro	Macro	Macro	Macro	Macro	Macro	N/A



X74\_165S is an 8-bit shift register with serial-input (SI), parallel- inputs (H – A), parallel-outputs (QH – QA), and two control inputs – clock enable (CE) and active-Low shift/load enable (S\_L). When S\_L is Low, data on the H – A inputs is loaded into the corresponding QH – QA bits of the register on the Low-to-High clock (CK) transition. When CE and S\_L are High, data on the SI input is loaded into the first bit of the register during the Low-to-High clock transition. During subsequent Low-to-High clock transitions, with CE and S\_L High, the data is shifted to the next-highest bit position (shift right) as new data is loaded into QA (SI  $\rightarrow$  QA, QA  $\rightarrow$ QB, QB  $\rightarrow$ QC, and so forth). The register ignores clock transitions when CE is Low and S\_L is High.

Registers can be cascaded by connecting the QH output of one stage to the SI input of the next stage and connecting clock, CE, and S\_L inputs in parallel.

Inputs					Output	S
S_L	CE	SI	A – H	СК	QA	QB – QH
0	Х	Х	A – H	↑	qa	qb – qh
1	0	Х	Х	Х	No Chg	No Chg
1	1	SI	Х	1	si	qA – qG

 $si = state \ of \ referenced \ input \ one \ setup \ time \ prior \ to \ active \ clock \ transition$ 

 $qn = state \ of \ referenced \ output \ one \ setup \ time \ prior \ to \ active \ clock$ 

transition

Figure 11-26X74\_165S Implementation XC3000, XC4000, XC5200, XC9000, Spartans



#### X74\_168 4-Bit BCD Bidirectional Counter with Parallel and Trickle Clock Enables and Active-Low Load Enable

	Macro				
Macro Macro Macro		Macro	Macro	Macro	N/A
A X74_168 QA B QB C QC QD LOAD ENP ENP U_D CK					

X74\_168 is a 4-stage, 4-bit, synchronous, loadable, cascadable, bidirectional binary-coded-decimal (BCD) counter. The data on the D – A inputs is loaded into the counter when the active-Low load enable (LOAD) is Low during the Low-to-High clock (CK) transition. The LOAD input, when Low, has priority over parallel clock enable (ENP), trickle clock enable (ENT), and the bidirectional (U\_D) control. The outputs (QD – QA) increment when U\_D and LOAD are High and ENP and ENT are Low during the Low-to-High clock transition. The counter ignores clock transitions when LOAD and either ENP or ENT are High.

Inputs	Outputs						
LOA D	ENP	ENT	U_D	A – D	СК	QA – QD	RCO
0	Х	Х	Х	A – D	<b>↑</b>	qa – qd	RCO
1	0	0	1	Х	↑	Inc	RCO

1	0	0	0	Х	↑	Dec	RCO
1	1	0	Х	Х	Х	No Chg	RCO
1	Х	1	Х	Х	Х	No Chg	1

 $RCO = (Q3 \bullet \overline{Q2} \bullet \overline{Q1} \bullet Q0 \bullet U_D \bullet \overline{ENT}) + (\overline{Q3} \bullet \overline{Q2} \bullet \overline{Q1} \bullet \overline{Q0} \bullet \overline{U_D} \bullet \overline{ENT})$ qa - qd = state of referenced input one setup time prior to active clock transition

The active-Low ripple carry-out output (RCO) is Low when QD, QA, and U\_D are High and QC, QB, and ENT are Low. RCO is also Low when all outputs, ENT and U\_D are Low. The following figure illustrates a carry-lookahead design.

Figure 11-27Carry-Lookahead Design



The RCO output of the first stage of the ripple carry is connected to the ENP input of the second stage and all subsequent

stages. The RCO output of second stage and all subsequent stages is connected to the ENT input of the next stage. The ENT of the second stage is always enabled/tied to VCC. CE is always connected to the ENT input of the first stage. This cascading method allows the first stage of the ripple carry to be built as a prescaler. In other words, the first stage is built to count very fast.

#### Figure 11-28X74\_168 Implementation XC3000, XC4000, XC5200, Spartans



Figure 11-29X74\_168 Implementation XC9000



64 - libguide

## X74\_174 6-Bit Data Register with Active-Low Asynchronous Clear

XC3000	XC4000 E	XC4000 X	XC5200	XC9000	Spartan	Spartan XL	Virtex
Macro	Macro	Macro	Macro	Macro	Macro	Macro	N/A
D1 X D2 D3 D4 D5 D6 CK CLR	74_174	Q1 Q2 Q3 Q4 Q5 Q6					

X4193

The active-Low asynchronous clear input (CLR), when Low, overrides the clock and resets the six data outputs (Q6 – Q1) Low. When CLR is High, the data on the six data inputs (D6 – D1) is transferred to the corresponding data outputs on the Low-to-High clock (CK) transition.

Inputs		Outputs		
CLR	D6 – D1	СК	Q6 – Q1	
0	X	Х	0	
1	D6 – D1	↑	d6 – d1	

Figure 11-30X74\_174 Implementation XC3000, XC4000, XC5200, XC9000, Spartans



#### X74\_194 4-Bit Loadable Bidirectional Serial/Parallel-In Parallel-Out Shift Register

XC3000	XC4000 E	XC4000 X	XC5200	XC9000	Spartan	Spartan XL	Virtex
Macro	Macro	Macro	Macro	Macro	Macro	Macro	N/A



 $X74_{194}$  is a 4-bit shift register with shift-right serial input (SRI), shift-left serial input (SLI), parallel inputs (D – A), parallel outputs (QD – QA), two control inputs (S1, S0), and active-Low asynchronous clear (CLR). The shift register performs the following functions.

Clear	When CLR is Low, all other inputs are ignore and outputs QD – QA go to logic state zero.
Load	When S1 and S0 are High, the data on inputs D –A is loaded into the corresponding output bits QD –QA during the Low-to-High clock (CK) transition.
Shift Right	When S1 is Low and S0 is High, the data is to the next-highest bit position (right) as new data is loaded into $QA(SRI \rightarrow QA, QA \rightarrow QB, QB \rightarrow QC, and so forth)$ .

# Shift Left When S1 is High and S0 is Low, the data is shifted to the next-lowest bit position (left) as new data is loaded into QD (SLI $\rightarrow$ QD,QD $\rightarrow$ QC,QC $\rightarrow$ QB, and so forth).

Registers can be cascaded by connecting the QD output of one stage to the SRI input of the next stage, the QA output of one stage to the SLI input of the next stage, and connecting clock, S1, S0, and CLR inputs in parallel.

Inp	uts						Outputs				
C L R	S 1	S 0	S RI	S LI	A – D	С К	QA	QB	QC	QD	
0	Х	Х	X	Х	Х	Х	0	0	0	0	
1	0	0	Х	Х	Х	Х	No Chg	No Chg	No Chg	No Chg	
1	1	1	Х	Х	A – D	1	a	b	С	d	
1	0	1	SR I	Х	Х	↑	sri	qa	qb	qc	
1	1	0	Х	SL I	Х	↑	qb	qc	qd	sli	

Lowercase letters represent state of referenced input or output one setup time prior to active clock transition

#### Figure 11-31X74\_194 Implementation XC3000, XC4000, XC5200, XC9000, Spartans



## X74\_195 4-Bit Loadable Serial/Parallel-In Parallel-Out Shift Register

XC3000	XC4000 E	XC4000 X	XC5200	XC9000	Spartan	Spartan XL	Virtex
Macro	Macro	Macro	Macro	Macro	Macro	Macro	N/A



X74\_195 is a 4-bit shift register with shift-right serial inputs (J, active High, and K, active Low), parallel inputs (D – A), parallel outputs (QD – QA) and QDB, shift/load control input (S\_L), and active-Low asynchronous clear (CLR). Asynchronous CLR, when Low, overrides all other inputs and resets data outputs QD – QA Low and QDB High. When S\_L is Low and CLR is High, data on the D – A inputs is loaded into the corresponding QD – QA bits of the register during the Low-to-High clock (CK) transition. When S\_L and CLR are High, the first bit of the register (QA) responds to the J and K inputs during the Low-to-High clock transition, as shown in the truth table. During subsequent Low-to-High clock transitions, with S\_L and CLR High, the data is shifted to the next-highest bit position (shift right) as new data is loaded into QA (J, K $\rightarrow$ QA, QA $\rightarrow$ QB, QB $\rightarrow$ QC, and so forth).

Registers can be cascaded by connecting the QD and QDB outputs of one stage to the J and K inputs, respectively, of the next stage and connecting clock, S\_L and CLR inputs in parallel.

Inpu	uts				Outputs					
C L R	S_ L	J	к	A – D	С К	Q A	Q B	Q C	Q D	Q D B
0	Х	Х	Х	Х	Х	0	0	0	0	1
1	0	Х	Х	A – D	↑	а	b	с	d	d
1	1	0	0	Х	↑	0	qa	qb	qc	qc
1	1	1	1	Х	↑	1	qa	qb	qc	qc
1	1	0	1	Х	↑	qa	qa	qb	qc	qc
1	1	1	0	Х	↑	qa	qa	qb	qc	qc

Lowercase letters represent state of referenced input or output

one setup time prior to active clock transition

#### Figure 11-32X74\_195 Implementation XC3000, XC4000, XC5200, XC9000, Spartans



## X74\_273 8-Bit Data Register with Active-Low Asynchronous Clear

XC3000	XC4000 E	XC4000 X	XC5200	XC9000	Spartan	Spartan XL	Virtex
Macro	Macro	Macro	Macro	Macro	Macro	Macro	N/A
D1 D2 D3 D4 D5 D6 D7 D8 CK	(74_273	Q1 Q2 Q3 Q4 Q5 Q6 Q7 Q8					
CLR							

X4183

X74\_273 is an 8-bit data register with active-low asynchronous clear. The active-Low asynchronous clear (CLR), when Low, overrides all other inputs and resets the data outputs (Q8 - Q1) Low. When CLR is High, the data on the data inputs (D8 - D1) is transferred to the corresponding data outputs (Q8 - Q1) during the Low-to-High clock transition (CK).

Inputs	Outputs		
CLR	D8 – D1	СК	Q8 – Q1
0	Х	Х	0
1	D8 – D1	1	d8 – d1

Figure 11-33X74\_273 Implementation XC3000, XC4000, XC5200, XC9000, Spartans


73 - libguide

# X74\_280 9-Bit Odd/Even Parity Generator/Checker

XC3000	XC4000 E	XC4000 X	XC5200	XC9000	Spartan	Spartan XL	Virtex
Macro	Macro	Macro	Macro	Macro	Macro	Macro	N/A



X74\_280 parity generator/checker compares up to nine data inputs (I - A) and provides both even (EVEN) and odd parity (ODD) outputs. The EVEN output is High when an even number of inputs is High. The ODD output is High when an odd number of inputs is High.

Expansion to larger word sizes is accomplished by tying the ODD outputs of up to nine parallel components to the data inputs of one more X74\_280; all other inputs are tied to ground.

Inputs	Outputs					
Number of Ones on A – I	EVEN	ODD				
0, 2, 4, 6, or 8	1	0				
1, 3, 5, 7, or 9	0	1				

Figure 11-34X74\_280 Implementation XC3000, XC4000, XC5200, Spartans



Figure 11-35X74\_280 Implementation XC9000





XC3000	XC4000 E	XC4000 X	XC5200	XC9000	Spartan	Spartan XL	Virtex
Macro	Macro	Macro	Macro	Macro	Macro	Macro	N/A
CO A1 A2 A3 A4 B1 B2 B3 B4	X74_283	S1 S2 S3 S4 C4					
	X4	185					

X74\_283, a 4-bit full adder with carry-in and carry-out, adds two 4-bit words (A4 - A1 and B4 - B1) and a carry-in (C0) and produces a binary sum output (S4 - S1) and a carry-out (C4).

16(C4)+8(S4)+4(S3)+2(S2)+S1=8(A4+B4)+4(A3+B3)+2(A2+B2)+(A1+B1)+CO (where "+" = addition)

Figure 11-36X74\_283 Implementation XC3000, XC4000, XC5200, Spartans



77 - libguide



#### Figure 11-37X74\_283 Implementation XC9000

## X74\_298

# Quadruple 2-Input Multiplexer with Storage and Negative-Edge Clock

XC3000	XC4000 E	XC4000 X	XC5200	XC9000	Spartan	Spartan XL	Virtex
Macro	Macro	Macro	Macro	Macro	Macro	Macro	N/A



X74\_298 selects 4-bits of data from two sources (D1 – A1 or D2 – A2) under the control of a common word select input (WS). When WS is Low, D1 – A1 is chosen, and when WS is High, D2 – A2 is chosen. The selected data is transferred into the output register (QD – QA) during the High-to-Low transition of the negative-edge triggered clock (CK).

Inputs				Outputs
ws	A1 – D1	A2 – D2	СК	QA – QD
0	A1 – D1	Х	$\downarrow$	a1 – d1
1	Х	A2 – D2	$\downarrow$	a2 – d2

an - dn = state of referenced input one setup time prior to active clock transition

Figure 11-38X74\_298 Implementation XC3000, XC4000, XC5200, Spartans



Figure 11-39X74\_298 Implementation XC9000



# X74\_352

## **Dual 4-to-1 Multiplexer with Active-Low Enables and Outputs**

XC3000	XC4000 E	XC4000 X	XC5200	XC9000	Spartan	Spartan XL	Virtex
Macro	Macro	Macro	Macro	Macro	Macro	Macro	N/A



X4187

X74\_352 comprises two 4-to-1 multiplexers with separate enables (G1 and G2) but with common select inputs (A and B). When an active-Low enable (G1 or G2) is Low, the multiplexer chooses one data bit from the four sources associated with the particular enable (I1C3 - I1C0 for G1 and I2C3 - I2C0 for G2) under the control of the common select inputs (A and B). The active-Low outputs (Y1 and Y2) reflect the inverse of the selected data as shown in truth table. Y1 is associated with G1 and Y2 is associated with G2. When an active-Low enable is High, the associated output is High.

Inpu	ts						Outputs
G	В	Α	IC0	IC1	IC2	IC3	Y
1	Х	Х	X	Х	Х	Х	1
0	0	0	IC0	Х	Х	Х	ĪC0
0	0	1	Х	IC1	Х	Х	ĪC1
0	1	0	Х	Х	IC2	Х	IC2
0	1	1	Х	Х	Х	IC3	IC3

#### Figure 11-40X74\_352 Implementation XC3000, XC4000, XC5200, XC9000, Spartans



X7918

# X74\_377 8-Bit Data Register with Active-Low Clock Enable

XC3000	XC4000 E	XC4000 X	XC5200	XC9000	Spartan	Spartan	Virtex
Macro	Macro	Macro	Macro	Macro	Macro	Macro	N/A



X4188

When the active-Low clock enable (G) is Low, the data on the eight data inputs (D8 - D1) is transferred to the corresponding data outputs (Q8 - Q1) during the Low-to-High clock (CK) transition. The register ignores clock transitions when G is High.

Inputs			Outputs
G	D8 – D1	СК	Q8 – Q1
1	Х	Х	No Chg
0	D8 – D1	1	d8 – d1

dn = state of referenced input one setup time prior to active clock transition

#### Figure 11-41X74\_377 Implementation XC3000, XC4000, XC5200, XC9000, Spartans



85 - libguide

#### X74\_390 4-Bit BCD/Bi-Quinary Ripple Counter with Negative-Edge Clocks and Asynchronous Clear

XC3000	XC4000 E	XC4000 X	XC5200	XC9000	Spartan	Spartan XL	Virtex
Macro	Macro	Macro	Macro	Macro	Macro	Macro	N/A
С <u>КА</u> С <u>КВ</u>	X74_390	QA QB QC QD					
CLR							
	X	4189					

X74\_390 is a cascadable, resettable binary-coded decimal (BCD) or bi-quinary counter that can be used to implement cycle lengths equal to whole and/or cumulative multiples of 2 and/or 5. In BCD mode, the output QA is connected to negative-edge clock input (CKB), and data outputs (QD – QA) increment during the High-to-Low clock transition as shown in the truth table, provided asynchronous clear (CLR) is Low. In bi-quinary mode, output QD is connected to the negative-edge clock input (CKA). As shown in the truth table, in bi-quinary mode, QA supplies a divide-by-five output and QB supplies a divide-by-two output, provided asynchronous CLR is Low. When asynchronous CLR is High, the other inputs are overridden, and data outputs (QD – QA) are reset Low.

Larger ripple counters are created by connecting the QD output (BCD mode) or QA output (bi-quinary mode) of the first stage to the appropriate clock input of the next stage and connecting the CLR inputs in parallel.

Count	BCD				Bi-Qı	Bi-Quinary			
	QD	QC	QB	QA	QD	QC	QB	QA	
0	0	0	0	0	0	0	0	0	
1	0	0	0	1	0	0	1	0	
2	0	0	1	0	0	1	0	0	

3	0	0	1	1	0	1	1	0	
4	0	1	0	0	1	0	0	0	
5	0	1	0	1	0	0	0	1	
6	0	1	1	0	0	0	1	1	
7	0	1	1	1	0	1	0	1	
8	1	0	0	0	0	1	1	1	
9	1	0	0	1	1	0	0	1	

Figure 11-42X74\_390 Implementation XC3000, XC4000, XC5200, Spartans



Figure 11-43X74\_390 Implementation XC9000



# X74\_518 8-Bit Identity Comparator with Active-Low Enable

XC3000	XC4000 E	XC4000 X	XC5200	XC9000	Spartan	Spartan XL	Virtex	
Macro	Macro	Macro	Macro	Macro	Macro	Macro	N/A	

P0	X74_518	
QŨ		
P1		
Q1		
P2		
Q2		
P3		
Q3		
P4		PEQ
Q4		
P5		
Q5		
P6		
Q6		
P7		
Q7		
പ്		
I	X41	90

X74\_518 is an 8-bit identity comparator with 16 data inputs for two 8-bit words (P7 – P0 and Q7 – Q0), data output (PEQ), and active-Low enable (G). When G is High, the PEQ output is Low. When G is Low and the two input words are equal, PEQ is High. Equality is determined by a bit comparison of the two words. When any of the two equivalent bits from the two words are not equal, PEQ is Low.

Figure 11-44X74\_518 Implementation XC3000, XC4000, XC5200, XC9000, Spartans



# X74\_521

## 8-Bit Identity Comparator with Active-Low Enable and Output

XC3000	XC4000 E	XC4000 X	XC5200	XC9000	Spartan	Spartan XL	Virtex
Macro	Macro	Macro	Macro	Macro	Macro	Macro	N/A



 $X74_521$  is an 8-bit identity comparator with 16 data inputs for two 8-bit words (P7 – P0 and Q7 – Q0), active-Low data output (PEQ), and active-Low enable (G). When G is High, the PEQ output is High. When G is Low and the two input words are equal, PEQ is Low.  $X74_521$  does a bit comparison of the two words to determine equality. When any of the two equivalent bits from the two words are not equal, PEQ is High.

Inputs									
G	P7, Q7	P6, Q6	P5, Q5	P4, Q4	P3, Q3	P2, Q2	P1, Q1	P0, Q0	PEQ
1	Х	Х	Х	Х	Х	Х	Х	Х	1
0	P7 <b>≠</b> Q7	Х	Х	Х	Х	Х	Х	Х	1
0	Х	P6≠ Q6	Х	Х	Х	Х	Х	Х	1

0	Х	Х	P5≠ Q5	Х	Х	Х	Х	Х	1
0	Х	Х	Х	P4 <b>≠</b> Q4	Х	Х	Х	Х	1
0	Х	Х	Х	Х	P3≠ Q3	Х	Х	Х	1
0	Х	Х	Х	Х	Х	P2≠ Q2	Х	Х	1
0	Х	Х	Х	Х	Х	Х	P1≠ Q1	Х	1
0	Х	Х	Х	Х	Х	Х	Х	P0≠ Q0	1
0	P7= Q7	P6= Q6	P5= Q5	P4= Q4	P3= Q3	P2= Q2	P1= Q1	P0= Q0	0

Figure 11-45X74\_521 Implementation XC3000, XC4000, XC5200, XC9000, Spartans

