# **Chapter 1**

# Watch Design - Exemplar Tutorial

This tutorial describes how to use the UNIX workstation and PC versions of Exemplar Leonardo Spectrum (Verilog/VHDL) for XC4000E/EX/XL/XLA/XV designs using MTI for simulation. It is based on the Watch design, and is a flow based tutorial. You can goto the following WEB address to see all the 2.1i tutorials that are available: http://www.xilinx.com/support/techsup/tutorials/.

To download the Watch Design - Implementation Tools Tutorial you can goto: ftp://ftp.xilinx.com/pub/documentation/ M2.1i\_tutorials/wd\_imp\_21i.pdf

To download the Watch Design - Hardware Verification Tutorial you can goto: ftp://ftp.xilinx.com/pub/documentation/ M2.1i\_tutorials/wd\_hwd\_21i.pdf

This chapter contains the following sections.

- "Design Description"
- "Required Software"
- "Before Beginning the Tutorial"
- "Installing the Tutorial Files"
- "Creating the Tenths LogiBLOX Component"
- "RTL Simulation"
- "Synthesizing the Design Using Exemplar"
- "Implementing the Watch Design"
- "Timing Simulation"

# **Design Description**

The Watch design is a counter that counts up from 0 to 59, resets to zero, and starts over. The only user inputs are a start/stop button and a clear switch. The Watch design utilizes the OSC4 internal oscillator in the 4000E/EX/XL/XLA/XV parts. The design outputs hexadec-imal values to a seven-segment display. The tenths count output is displayed on the bar LED.

The Watch Design consists of the following elements.

- WATCH—the top-level design
- **OSC4**—internal oscillator macro; used to generate the clock signal
- **STMCHINE**—statemachine that controls starting, stopping, and clearing the counters; one-hot encoded
- **TENTHS**—LogiBLOX 10-bit one-hot counter; outputs the tenths digit as 10-bit one-hot value
- **CNT60**—counter that outputs ones and tens digits as 4-bit binary values; counts 0 to 59 (decimal)
- **HEX2LED**—converts 4-bit values of ones and tens to 7-segment LED format
- **DEBUG\_CKT**—circuit to allow synchronous debugging

### Inputs

- STRTSTOP—The start/stop botton of the stopwatch. This is an active-low signal that must be depressed then released to start or stop the counting.
- RESET—Forces the signals TENSOUT and ONESOUT to be "00" after it has been stopped.

### Outputs

- TENSOUT[6:0]—7-bit bus which represents the tens-digit of the stopwatch value. This is veiwable on the 7-segment LED display of the Xilinx demo board.
- ONESOUT[6:0]—Similar to the TENSOUT bus above, but represents the one-digit of the stopwatch value.

• TENTHSOUT[9:0]—10-bit bus which represent the tenths-digit of the stopwatch value. This bus is one-hot encoded. The output is displayed on the LED bar.

# **Required Software**

You must have the following software to use this tutorial.

- Exemplar Leonardo Spectrum v1998.2e or later
- Model Technology ModelSim EE 5.2 or later, Model Technology ModelSim PE 5.2 or later
- Xilinx Development System Version 2.1i

# **Before Beginning the Tutorial**

Before you begin this tutorial, set up your workstation to use Exemplar Leonardo Spectrum, Model Technology, and the Xilinx Development System as follows.

- 1. Verify that your system is properly configured. Consult the release notes and installation notes that came with your software package for more information.
- 2. Install the following software.
  - Xilinx Development System 2.1i
  - Exemplar Leonardo Spectrum 1998.2e
  - Model Technology ModelSim EE 5.2 or later, Model Technology PE 5.2 or later
- 3. When you finish the installation, verify that the setup file or the .cshrc file contains variables similar to the following.

### **UNIX** platform

```
setenv XILINX location_of_Xilinx_software
setenv MODEL_TECH location_of_Modelsim_software
setenv EXEMPLAR location_of_exemplar_software
set path=($XILINX/bin/<platform_name> \
$EXEMPLAR/bin/<platform_name> \
${MODEL_TECH}/bin $path)
```

### PC platform

Make sure in the autoexec.bat that the path points to the Xilinx and Exemplar install area.

 $path=c:\Xilinx\bin\nt;c:\leo\_spectrum\V1998.2\bin\win32$ 

This is done automatically by install if you have chosen to let the install modify the system files.

**Note:** You may also set up the license file LM\_LICENSE\_FILE. See the installation notes for the particular software packages to setup the license file.

# Installing the Tutorial Files

If you don't already have the tutorial files, you can download a tar.Z or a .zip file from the Xilinx Web site at the following URL.

http://www.xilinx.com/support/techsup/tutorials/

When you uncompress and untar or unzip the file, there are two directories, one for Verilog and one for VHDL. The Verilog and the VHDL directories each contain the /src directory where all the HDL files are located, a solution directory called /watch\_4ke, and the / watch directory containing all the files used to perform the tutorial.

# **Tutorial Directory and Files**

The tutorial directory which contains the tutorial files needed to complete the design are in the /watch directory. Some files are not present in this directory since you will create them as part of this tutorial. The following table lists the contents of the tutorial directories.

Directory	Description
xmplr_tut/verilog/src	Verilog source files
xmplr_tut/verilog/watch_4ke	Verilog solutions directory for XC4003E-PC84
xmplr_tut/verilog/watch	Verilog Tutorial Directory
xmplr_tut/vhdl/src	VHDL source files
xmplr_tut/vhdl/watch_4ke	VHDL solutions directory for XC4003E-PC84
xmplr_tut/vhdl/watch	VHDL Tutorial Directory

# **Verilog Design Files**

Watch.v is the top level design file which instantiates the following lower level Verilog files.

- stmachine.v
- smallcntr.v
- cnt60.v
- hex2led.v
- debug\_ckt.v
- glbl.v (functional RTL simulation only)
- tenths.v (functional RTL simulation only)

**Note:** The tenths one-hot counter is a LogiBLOX macro that will be created.

# **VHDL Design Files**

Watch.vhd is the top level design file which instantiates the following lower level VHDL files.

- stmachine.vhd
- smallcntr.vhd
- cnt60.vhd
- hex2led.vhd

- debug\_ckt.vhd
- tenths.vhd (functional RTL simulation only)

**Note:** The tenths one-hot counter is a LogiBLOX macro that will be created.

# **Verilog Testbench**

The testbench.v file is included in the tutorial directory.

# **VHDL Testbench**

The testbench.vhd file is included in the tutorial directory.

# **Script Files**

The following script files automate the steps in this tutorial.

- behav\_sim.do
- synthesis.tcl
- implment.scr
- time\_sim.do
- mti\_run.do (ModelSim EE 5.2 and PE 5.2)

# Simulation Libraries for MTI

To simulate Xilinx designs with ModelSim, you need the following simulation Libraries which you must compile.

- UNISIM Library—The UNISIM library is used for Behavioral (RTL) simulation with instantiated components in the netlist, and for post synthesis (Pre-M1) simulation. The UNISIM VHDL library is VITAL compliant, and it also adds support for new device start-up components ROC, ROCBUF, TOC, TOCBUF, and STARTBUF for simulation. The Verilog library contains separate libraries for each of the UNI3000, UNISIMS (for 4000E/L/X, Spartan/XL, VIRTEX/E), UNI5200, and UNI9000 device families.
- LogiBLOX Library—The LogiBLOX library is used for designs containing LogiBLOX components during pre-synthesis (RTL) and post-synthesis (Pre-M1) simulation. These LogiBLOX

libraries are used for VITAL VHDL simulation only. Verilog uses SIMPRIM libraries.

• **SIMPRIM Library**—The SIMPRIM library is used for post NGDBUILD (gate level functional), post MAP (partial timing), and post-place and route (full timing) simulations. This library is architecture independent and supports VHDL and Verilog.

For detailed instructions on compiling these simulation libraries, see the instructions in Xilinx Solution # 1923 which is available at http://www.xilinx.com/techdocs/1923.htm.

After compiling the libraries, notice a file that is created by MTI called modelsim.ini. If you view this file you will notice that the upper portion defines where the compiled libraries are located. When doing a simulation, this modelsim.ini file must be copied into the directory where the HDL files are being compiled and where the simulation is being run. This can be done manually, or if the enviornment variable MODELSIM is set to point to the modelsim.ini then it will be copied over automatically when running MTI commands such as 'vcom'.

setenv MODELSIM path/modelsim.ini

# **Copying the Tutorial Files**

You can either perform the tutorial in the /xmplr\_tut/(verilog or vhdl)/watch directory or copy it contents over to a directory in which to perform the tutorial.

Copy the tutorial files as follows.

# **UNIX** platform

1. Create a project directory that you can write to when performing the tutorial. Normally you can name it whatever you want, but in this tutorial it is called tutor.

mkdir tutor

2. On a UNIX workstation, use the cp command to copy all the files from the /xmplr\_tut/vhdl/watch directory to the destination directory where the tutorial will be performed. Copy the tutorial files from the *untar\_dir/*vhdl or verilog/ watch/ directory to the /tutor directory.

```
cp -r /xmplr_tut/(veriog or vhdl)/watch/* path/
tutor
```

### PC platform

Use the Windows Explorer and create the tutorial directory, then copy the contents of the /xmplr\_tut/(verilog or vhdl)/watch directory over to this new directory.

# Creating the Tenths LogiBLOX Component

Because the Watch design contains a LogiBLOX macro, you must create it before performing RTL simulation or implementation. When creating the LogiBLOX component, you will also create a behavioral simulation netlist for RTL simulation, an implementation netlist, and an instantiation netlist if the option is chosen. To create the LogiBLOX component, follow these steps.

1. To invoke the LogiBLOX GUI, type **lbgui** at the UNIX prompt.

The LogiBLOX GUI and the Setup dialog box open. See the "LogiBLOX Setup Dialog Box" figure 1-1, and the "LogiBLOX Module Selector" figure 1-2.

- 2. In the Vendor tab of the Setup dialog box, select Mentor or other, and pick the bus notation for parenthesis B(I). See the "LogiBLOX Setup Dialog Box" figure 1-1.
- 3. For the Project Directory, specify the directory you wish to write the files to. You can use the Browse button, or type in the path to the project directory.
- 4. For the Device Family, select the xc4000e family since you are going to download to the demoboard. You can pick a different device if you do not plan to download to the demoboard.
- 5. In the Options tab of the Setup dialog box set the following options.

#### Verilog tutorial

- Simulation Netilst: Behavioral Verilog netlist
- Component Declaration: Verilog Template
- Implementation Netlist: NGC File

• LogiBLOX DRC: Stop Process on Warning

### VHDL tutorial

- Simulation Netlist: Behavioral VHDL netlist
- Component Declaration: VHDL Template
- Implementation Netlist: NGC File
- LogiBLOX DRC: Stop Process on Warning
- 6. Click OK to close the Setup dialog box.

**Note:** If you are familiar with LogiBLOX, notice that the implementation netlist extension is now .ngc. This was new in the Xilinx A1.5 release. For more details read Xilinx Solution #3904, which is available at http://www.xilinx.com/techdocs/3904.htm.

			Setup		
Vendor	Project Directory	Device F	amily   Optio	ns	
<u>V</u> endo other	r Name:			<u>B</u> us Notation: B(I) where B is Bus Na I is Bus Ind	
	ОК		Cancel	Apply	Help

### Figure 1-1 LogiBLOX Setup Dialog Box

- 7. In the LogiBLOX Module Selector dialog box (shown in "Logi-BLOX Module Selector" figure 1-2), set the following options.
  - Module Type = Counters
  - Module Name = tenths
  - Bus Width = 10 (This width is typed in by user.)

- Deselect D\_IN
- Select the following: Async. Control, Terminal Count
- By default, the following is selected: Clock Enable, Q\_OUT
- Operation = Up
- Style = Maximum Speed
- Encoding = One Hot
- Async. Val = 2#000000001#

	LogiBLOX Module Selec	tor		
Selection Module <u>N</u> ame: tenths	<u>M</u> odule Type: Counters		Bus <u>W</u> idth: 10 ☑	OK Cancel
Details				Setup
	TUO.9 T			Use <u>r</u> Prefs
Clock E	ntrol mable Terminal Co	un t		<u>H</u> elp
Operation				
	= Maximum Speed			
<u>E</u> ncoding	= One Hot	$\Box$		
Count Limit				
<u>A</u> sync. Val	= 2#000000001#			
Syne <u>V</u> al				
Asyne Count				
Syne <u>C</u> ount				
	,			

# Figure 1-2 LogiBLOX Module Selector

8. Click OK.

LogiBLOX generates the following output files.

- logiblox.ini—shows the LogiBLOX options used
- logiblox.log—log file of the LogiBLOX GUI messages window
- tenths.mod—LogiBLOX Modules options file
- tenths.ngc—implementation netlist
- tenths.vei—Verilog declaration/instantiation template
- tenths.v—Verilog behavioral simulation netlist
- tenths.vhi—VHDL declaration/instantiation template
- tenths.vhd—VHDL behavioral simulation netlist

# **RTL Simulation**

For simulation, the testbench.vhd file is provided for simulation stimuli, as well as the configuration statement to simulate the OSC4 symbol. For simulation, the only required files are the VHDL source files, the testbench, and the LogiBLOX tenths.vhd behavioral netlist. The simulation can be done in the project directory or in a directory of choice, such as in a directory called func.

The Watch design contains an XC4000E library part, OSC4. This component represents the on-chip oscillator that generates nominal clock frequencies of 8 MHz, 500 KHz, 16 KHz, 490 Hz, and 15 Hz. The Watch design uses the 15-Hz output from this component when targeted for XC4000E family designs. The clock output from OSC4 is buffered through a BUFG global clock buffer to minimize clock skew.

XC4000E family devices have eight on-chip clock buffers, one BUFGP (primary global buffer), and one BUFGS (secondary global buffer) in each corner of the device. Although it is possible to use them for other purposes, BUFGPs are best used to route externally-generated clock signals. BUFGSs have more flexibility, and can be used to route any large fan-out net, even if it is internally sourced. A BUFG symbol can represent either type of buffer, and allows the implementation software to choose the type of global buffer that is best in each situation. BUFG also facilitates design retargeting to other Xilinx device families, since it can represent any type of global buffer in any family. The BUFG in the Watch design is substituted for a BUFGS during design implementation, because the clock is generated internally by the on-chip oscillator. See the Xilinx Libraries Guide and the Xilinx Programmable Logic Data Book for more information on global clock buffers for Xilinx devices.

It is not necessary to create a clock for the WATCH testbench, since the design already contains the OSC4 component which generates the 8MHz and 15 Hz signals. However, for simulation purposes, it would take an enourmous amount of CPU time to simulate the 8MHz and 15Hz signals. Therefore, the testbench will create the clock signal and bring this clock in on the external clock signal 'ext\_clk', to speed up the simulation. When downloading to the demoboard the internal clock will be used unless you are performing the Debugging Tutorial.

**Note:** For Verilog simulation, the OSC4 model has a timescale precision of 100ps. The timescale value is set to 1ps because that is the basic unit used in the NCD and speed files. To make a transition to the first edge of the 15Hz clock, which is at 3.33E10 ps (.0333 seconds), requires 3.33E10 / 100 = 333 million simulation events. The OSC4.v UNISIM model is located at \$XILINX/verilog/src/unisims.. Therefore, a clock is defined in the testbench/testfixture that clocks much faster, and this clock is selected through a multiplexer to force its values onto the CLK signal, bypassing the OSC4 F15 clock.

**Note:** Xilinx Solution # 3767 contains further information on the use of the OSC4 with VHDL simulation for ModelSim. This is available at http://www.xilinx.com/techdocs/3767.htm for review.

**Note:** For Verilog simulation, all behaviorally described (inferred) and instantiated registers should have a common signal which asynchronously sets or resets the registers. Toggling the global set/reset emulates the Power-On-Reset of the FPGA. If you do not do this, the flip-flops and latches in your simulation enter an unknown state. The general procedure for specifying global set/reset or global reset during a pre-Ngdbuild Verilog UNISIMS simulation involves defining the global reset signals with the \$XILINX/verilog/src/ glbl.v module. The VHDL UniSims library contains the ROC, ROCBUF, TOC, TOCBUF, and STARTUP cells to assist in VITAL VHDL simulation of the global set/reset and tri-state signals. However, Verilog allows a global signal to be modified as a wire in a global module, and, thus does not contain these cells.

# Copying Source Files to the Functional Simulation Directory

Copy the following files into the tutorial directory.

### Verilog tutorial

Copy the following files from the xmplr\_tut/verilog/watch/ directory to the /tutor/func directory:

- smallcntr.v
- cnt60.v
- hex2led.v
- tenths.v
- debug\_ckt.v
- watch.v
- stmachine.v
- testbench.v
- behav\_sim.do
- glbl.v (see previous note regarding usage of this block)
- mti\_run.do (ModelSim EE 5.2 and PE 5.2)

### **VHDL** tutorial

Copy the following files from the xmplr\_tut/vhdl/watch/ directory to the /tutor/func directory:

- smallcntr.vhd
- cnt60.vhd
- hex2led.vhd
- tenths.vhd
- debug\_ckt.vhd
- watch.vhd
- stmachine.vhd

- testbench.vhd
- behav\_sim.do
- mti\_run.do (ModelSim EE 5.2 and PE 5.2)

# Starting ModelSim

# Unix platform

Invoke the simulator by typing the following at the UNIX prompt in the /tutor/func/ directory:

vsim -i &

# PC platform

If you are using a PC, invoke the simulator by selecting Programs  $\to$  Model Tech  $\to$  ModelSim from the Startmenu.

Using ModelSim EE and PE set the project directory using the File  $\rightarrow$  Change Directory menu command and select tutor/func/ directory.

# **Creating the Work Directory**

Before compiling the HDL files, you must create a work directory, for use as a library, as follows.

1. At the ModelSim prompt type the following:.

vlib work

**Note:** You must use the vlib command to create the work directory. MTI creates a file inside work so it can recognize this as a work directory.

# **Compiling the HDL Source Files**

# **Verilog Tutorial**

You will need to comment out the Tenths module declaration within the file watch.v since we will be providing the simulation model for this component in later steps. The following declaration is used as a place holder for synthesis since the NGC was created earlier. Thus it is not necessary to syntehsize the tenths module. You can comment out the lines by adding a slash-slash '//' at the beginning of the following lines:

module tenths (CLK\_EN, CLOCK, ASYNC\_CTRL, Q\_OUT, TERM\_CNT)

/\* synthesis black\_box \*/;

input CLK\_EN, CLOCK, ASYNC\_CTRL;

output [9:0] Q\_OUT;

output TERM\_CNT;

endmodule

The Vlog command compiles Verilog code for use with Vsim RTL simulation. Type the following at the ModelSim prompt:

# vlog testbench.v watch.v stmchine.v hex2led.v debug\_ckt.v cnt60.v smallcntr.v tenths.v glbl.v

### VHDL tutorial

Since Xilinx Unified library components are instantiated within the VHDL source code, the UNISIM simulation models must be provided for the OSC4, BUFG, MD0, MD1, IBUF, OBUF, RDBK, and STARTUP components. The following lines have already been added in the files watch.vhd and debug\_ckt.vhd.

library UNISIM;

use UNISIM.vcomponents.all;

Exemplar supports translate\_off and translate\_on directives. The translate\_off instructs Exemplar not to read in and synthesize anything after the translate\_off directive until a translate\_on directive is reached. These directives are used to declare simulation libraries without having to comment them out for synthesis.

To compile the VHDL files for RTL simulation type the following commands at the ModelSim prompt.

```
vcom tenths.vhd
vcom -explicit smallcntr.vhd
vcom cnt60.vhd
vcom hex2led.vhd
vcom debug_ckt.vhd
vcom stmchine.vhd
```

```
vcom watch.vhd
vcom testbench.vhd
```

The -explicit option resolves resolution conflicts in favor of explicit functions.

**Note:** The above command along with invoking the simulator commands below have been combined into a macro 'do' file. See the Note in the 'Invoke the Simulator' section below on how to run the macro file.

# Invoke the Simulator

### Verilog tutorial

For the verilog tutorial type the following at the ModelSim prompt to invoke the ModelSim simulator:

#### vsim -L simprims\_ver -L unisims\_ver test glbl

Since Xilinx Unified library components are instantiated within the Verilog source code, the UNISIM simulation models must be provided for the OSC4, BUFG, MD0, MD1, IBUF, OBUF, RDBK, and STARTUP component. Also notice that the library simprims\_ver is listed as well, which is the name of the compiled verilog simprim library name. For LogiBLOX generated components, NGD2ver is used to generate a structural Verilog netlist to facilitate functional simulation. The structural netlist contains SIMPRIM library components which is mapped to the library simprims\_ver.

#### VHDL

For the VHDL tutorial type the following at the ModelSim prompt to invoke the ModelSim simulator, and to load 'overall'

#### vsim overall

**Note:** The above sections for compling the HDL source and Invoking the simuator commands have been combined into a 'do' file that can be run after creating the 'work' library. The file is called behav\_sim.do. To execute the file type the following at the ModelSim prompt:

#### do behav\_sim.do

ModelSim EE users can run the macro file by choosing: macro  $\rightarrow$  Execute Macro, and choosing the do file. ModelSim PE users can choose: File  $\rightarrow$  Execute Macro, then choosing the do file

# **Running the Simulation**

To perform the simulation do the following steps.

1. To view all the ModelSim debugging windows, type the following at the ModelSim prompt.

view \*

The Signals window, Wave window, and various other MTI windows open. See the "MTI Signals and Wave Windows" figure 1-3.

- 2. In the Signals window, highlight the signals to be simulated. Highlight all of them for this tutorial.
- 3. Drag and drop the signals into the Wave window to display the simulation waveforms as shown in the following figure 1-3.



### Figure 1-3 MTI Signals and Wave Windows

The equivalent way of doing this at the ModelSim prompt is to type the following.

ModelSim EE 5.2 and PE 5.2

```
add wave *
```

In the Structure window notice that Verilog design units are indicated by circles, and VHDL design units are indicated by squares. You can expand and collapse the regions of hierarchy by clicking on the (+) and (-) notations.

4. To run the simulation for a user specified amount of time at the ModelSim prompt, type the following.

```
run 4 ms
```

The simulation runs for the specified amount of time, and the simulation output shows up in the Wave window. See "Simulation Output in Wave Window" figure 1-4.

5. You may have to zoom in or out to view the waveforms. To do this right mouse click in the Wave window and choose the Zoom Full option to see the entire simulation up to this point.

**Note:** The above commands have been combined into a macro file called mti\_run.do can be executed in ModelSim. After invoking vsim and loading the design select  $Macro \rightarrow Execute Macro$  from the MTI main window then select mti\_run.do.



Figure 1-4 Simulation Output in Wave Window

# Synthesizing the Design Using Exemplar

In this section you will synthesize your design using three different methods.

- Leonardo Spectrum Level 1
- Leonardo Spectrum Level 2
- Leonardo Spectrum Level 3

Currently Leonardo Spectrum Level 1 is not included with the release software, but will be introduced at a later time. Level 2 is basically equivalent to the previous Galileo version, and has a Wizard to automate the synthesis step. Level 3 is equivalent to the previous Leonardo 4.2.2 version, and also has the Wizard to automate the synthesis step, but also has an interactive capability to give the user more control over synthesis.

# Verilog tutorial

You will need to either add or make sure the Tenths module declaration within the file watch.v exists, as this is needed for a black box instantiation. You can un-comment the lines by removing the slashslash '//' at the beginning of the following lines if they exist:

module tenths (CLK\_EN, CLOCK, ASYNC\_CTRL, Q\_OUT, TERM\_CNT)

/\* synthesis black\_box \*/;

input CLK\_EN, CLOCK, ASYNC\_CTRL;

output [9:0] Q\_OUT;

output TERM\_CNT;

endmodule

# **VHDL** tutorial

**Note:** Since the VHDL files contain instantiated Xilinx components, the UNISIM library must be used. For synthesis, references in the VHDL files to the UNISIM libraries must be removed. To do this, use a text editor such as vi (UNIX) to edit the file watch.vhd and debug\_ckt.vhd. Either comment out the following lines by putting "--" in front of each line, or just remove the lines.

```
-- library unisim;
-- use unisim.vcomponents.all;
```

For synthesis you may want to create a directory in which to process the design through Exemplar. You will need to copy the follwing files into the directory for synthesis: smallcntr.vhd, cnt60.vhd, debug\_ckt.vhd, hex2led.vhd, stmchine.vhd, watch.vhd, and synthesis.tcl.

# Leonardo Spectrum Level 1

Leonardo Spectrum Level 1 is the same as Level 2 except it is for a single technology only. Level 1 can be run using the Spectrum Level 2 flow documented in the next section "Leonardo Spectrum Level 2".. Level 1 has an easy upgrade path to Leonardo Spectrum Level 2. For more information about Leonardo Spectrum Level 1 please see the Exemplar documentation, or you can go to the Exemplar web site at: http://www.exemplar.com

# Leonardo Spectrum Level 2

Leonardo Spectrum Level 2 has the ability to do FPGA synthesis, timing analysis, and back-annotation. The designer selects the input design, output design, sets the constraints and target technology, and runs the tool. Level 2 has an easy upgrade path to Level 3. For this tutorial we will run the Spectrum Synthesis Wizard to process the design. With Level 1 and Level 2 it is possible to run through each step of the design using the "Power Tabs".

The following apply for Unix and PC users unless otherwise specified.

1. To start-up the Leonardo Spectrum Graphical User Interface, do the following:

#### **UNIX** platform

At the UNIX prompt type the following:

Leonardo &

### PC platform

On a PC double-click on the Leonardo Spectrum icon on the desktop, or choose Programs  $\rightarrow$  Leonardo Spectrum V1998.2 $\rightarrow$  Leonardo Spectrum

The Exemplar Leonardo Spectrum license checkout window opens as shown in the following figure 1-5.

Please select a license to check out:
Eeonardo Spectrum Level 2 Leonardo Spectrum Level 3
🛛 Run license selection next time
OK Cancel

# Figure 1-5 Leonardo Spectrum license checkout Window

2. Select Leonardo Spectrum Level 2, and click the OK button

3. The Leonardo Spectrum Synthesis Wizard Input Files window will open as shown in the following figure 1-6

	Input Files		
45			
69			
Working Directory: [/w	/atch_4ke/Synthesis]	È	
Open files		Ê	
		<u>±</u>	
	+		
Encoding Style:			
O Binary	ot O Random O Gra	ау	
Run wizard at startup	1		

### Figure 1-6 Leonardo Spectrum Synthesis Wizard Input Files

If this window does not come up choose Flows  $\rightarrow$  Synthesis Wizard.

- 4. Check the working directory which is listed in the Synthesis Wizard window. The working directory is also listed in lower right hand corner of the Leonardo Spectrum Main Window. The working directory is set by default to it's previous value. To change the working directory click on the folder icon just to the right of the listed working directory and browse to the proper directory. Select the directory and click on the Set button.
- 5. Add the files to the Open files box by clicking on the open files icon to the right. The Set Input File(s) window will be shown as in the following figure 1-7. By default Verilog and VHDL files will be displayed. You can select the files by left mouse clicking and using a combination of either holding the left mouse button down and highlighting all files at once, using the left mouse button along with the shift-key and/or ctrl-key.

-	Set Input File(s):	
File Name: Cnt60.vhd debug_ckt.vhd h Cnt60.vhd debug_ckt.vhd hex2led.vhd smallcntr.vhd stmchine.vhd watch.vhd List Files of <u>Type</u> : HDL Input Files (*.V;*.YE	Directories: /home/Synthesis/ // home // home // chome // c	OK Cancel Help

Figure 1-7 Set Input File(s) window

After the appropriate files are selected click the OK button.

6. The order of the files read in must be from the bottom up. To arrange the files into the proper order highlight the file and drag and drop it into the appropriate place to reflect the following figure 1-8

S Vorking Directory: [A	vatch_4ke/Synthesis ]	ě	
pen files		Ê	
cnt60.vhd debug_ckt.vhd hex2led.vhd smallcntr.vhd stmchine.vhd watch.vhd		3	
ncoding Style:			
O Binary	ot O Random O t	ai dy	
Run wizard at startu	)		

Figure 1-8 Input Files order window

7. Once the files are listed the Technology must be set for the HDL files. This must be done since Level 2 runs everything at once and the Target Technology library end up getting loaded after reading

the files in. So when there are instantiated components in the HDL from a particular technology, then it must be set on the files. To do this do the following:

a) Right mouse click in the Open files window where the files are listed.

b) Goto Set Technology All  $\rightarrow$  Xilinx  $\rightarrow$  4000E

- 8. Click on the Next > button
- 9. In the Device Settings window you can set the technology. If you are targeting the demo board make the following selections:

Xilinx 4000E

Part 4003ePC84

Speed -3

Wire Load 4003e-3\_avg

The wire load wire table gives an estimate for wire length as a function of fanout. Average in the instance "\_avg".

After the selections are chosen click on the Next > button

- 10. In the Global window you can Specify Clock Frequency of 40 MHz, although for the tutorial this actually is not needed as on the demo board the clock is going to be very slow. Click the Next > button
- 11. In the Output File window the Filename: should already be set to the top level name.edf, watch.edf in this tutorial, by default. It will also give the path to the directory it is writing it to. If you would like to change where it writes the otuput file to click on the folder icon and select the destination.

For the Format choose EDIF.

Check the box for Write vendor constraints file (.ncf file)

Click on the Next > button

12. The Review window will come up showing all the options you have set and should look something like the following figure 1-9



Figure 1-9 Spectrum Level 2 Review window

Click on the Run > button. The Review window will disappear and the Spectrum Main Window will remain open and in the right hand side of the Main window information will scroll by as the design is processed. The following files are written out to the working directory:

exemplar.log - text file containing all the information that scrolls by in the Main Window

exemplar.his - text file of the command and options run

watch.sum - Summary of the area and device utilization

watch.edf - Edif netlist to go into the Xilinx core tools

watch.ncf - constraints file for timing to go into the Xilinx core tools.

Optionally you can now view the schematics of the RTL and Optimized netlists by selecting: **Tools**  $\rightarrow$  **View RTL Schematic** or by selecting **Tools**  $\rightarrow$  **View Gate Level Schematic** respectively. With Spectrum Level 2 you will only be able to view the Schematics after completing the flow.

Using the Exemplar Design Wizard, the option for entering in constraints for pin locks is not available. Before Implementing the design in the Xilinx tools you will need to add pin locks for two signals into the supplied .ucf file. Using Spectrum Level 3 will explain how to enter in the pin lock from the GUI. To add the pin locks to the .ucf add the following two lines to the file watch.ucf:

NET reset LOC = P28;

NET strtstop LOC = P18;

Optionally you can now implement the design through the Xilinx tools from the Exemplar main window, given that the Xilinx environment had been setup properly. This can be done by clicking on the P&R tab in the main window choosing the Execute Place\_Route option. If you are going to be doing a Timing Simulation you will also need to select Generate files for timing simulation, as well as Generate bit file if you are going to download to the demoboard. For more specific usage of the Xilinx Design Manager see the 'Implementing the Watch Design" section on Page 1-34 of this tutorial, which will refer you to the 'Watch Design mplementations Tools Tutorial'.

# Leonardo Spectrum Level 3

Leonardo Spectrum Level 3 has all the capabilities as described for Level 2, plus interactivity capabilities. Level 3 supports bottom-up and top-down design methodologies. A designer can preserve and manipulate the design hierarchy, and may set constraints on any level of hierarchy, and then synthesize it separately with a different constraint.

Each step is explained below in the order you would run them. You do not necessarily need to run all the steps to write out the EDIF file.

- a) **(Quick Setup Tab)** —Define all input files, output files, target technology, target frequency, and effort to Run Flow to get an output netlist for implementation. Similar to a consolidated Synthesis Wizard. This Step takes the place of running the following steps b through i, not including constraints nor report options.
- b) **(Technology Tab) Load Library** —Reads a compiled Technology library file, then creates a library in Leonardo's design database. Modgen is automatically loaded with Load Library.

- c) **(Input Tab) Read** —Loads a design from a file into the Leonardo design database.
- d) **(Constraint Tab) Apply** —Allows you to specify user-defined constraints in the design.
- e) **(Optimize Tab) Optimize** —Performs technology-specific logic optimization and technology mapping.
- f) **(Timing Opt Tab) Optimize for Timing** —Performs extensive timing optimization on the design. This only appears if Timing Optimization is selected.
- g) (**Report Tab**) **Report Area** Reports the accumulated area of the present design.
- h) **(Report Tab) Report Delay**—This option does critical path reporting. This appears twice if Timing Optimization is selected, otherwise it appears once. This allows comparing of results before and after doing timing optimization.
- i) **(Output Tab) Write** —Writes the output netlist in the user specified format.
- j) (P&R Tab) Run PR—Exemplar template that uses standard setting to run the Xilinx core tools and to write out Timing Simulation netlists and bit file for download to the chip. There is also options for netlist for functional simulation pre-Place & Route delay estimate, and running Xilinx Design Manager only.
- 1. To start-up the Leonardo Spectrum Graphical User Interface, do the following:

# **UNIX** platform

At the UNIX prompt type the following:

### Leonardo &

### PC platform

On a PC double-click on the Leonardo Spectrum icon on the desktop, or choose Programs  $\rightarrow$  Leonardo Spectrum V1998.2  $\rightarrow$  Leonardo Spectrum

The Exemplar Leonardo Spectrum license checkout window opens as shown in the following figure 1-10.

Please select a license to check out:
🔿 Leonardo Spectrum Level 2
● Leonardo Spectrum Level 3
$oxed{N}$ Run license selection next time
OK Cancel

### Figure 1-10 Leonardo Spectrum license checkout Window

- 2. Select Leonardo Spectrum Level 3 and click the OK button
- 3. The Leonardo Spectrum Main Window will now show up similiar to the following figure 1-11.



Figure 1-11 Leonardo Spectrum Main Window

4. Click on the technology tab and choose **FPGA**  $\rightarrow$  **Xilinx**  $\rightarrow$  **4000E** and then choose the following options as seen in figure 1-12:

Part: 4003ePC84

Speed: -3

Wire Load: 4003e-3\_wc

The wire load wire table gives an estimate for wire length as a function of fanout. Worst case in the instance "\_wc".

Click the Load Library button at the bottom of the window

http://www.xilinx.com	Part: 4003ePC84	ŧ
Gatefield     Attice	Speed: -3	*
E-Lucent	Wire Load: 4003e-3_wc	ŧ
Minc Minc	Max Fanout	
QuickLogic     Vantis		
ia Vanus i∋ Xilinx		
- 3000 - 3000A		
3000L		
3100 3100A	Assign GSR:	
4000 4000A	Assign don.	
4000E	Manual	_
- 4000EX	Signal	
Load Library	Help	

# Figure 1-12 Spectrum Level 3 Technology Settings window

- 5. In the lower right hand portion of the Main Window will show the working directory. You can change the working directory by going **File**  $\rightarrow$  **Change Working Directory**, then browsing to the directory and hitting the set button. You can also change the working directory in the Input tab window, by clicking on the open folder icon and browsing to the appropriate directory. See figure 1-13.
- 6. Under the Input tab add the HDL files to be read in by clicking on the open file icon and browsing, or right-mouse click in the

empty box under the Open files text and choose the Add Input Files. Select the files you wich to add and click on the OK button.

7. Next the files must be read in from the bottom up. To change the order of the listing just drag and drop the file in the appropriate location. The order should reflect the following in figure 1-13.

Click on the Read button in the lower portion of the Input window.

Quick Techn Input	Constr	Optimi Timing	Report	Output	P&R
45					
Working Directory: [/watch	n_4ke/Synth	esis ] 🛛 🚰			
Open files		Ê			
cnt60.vhd debug_ckt.vhd hex2led.vhd smallcntr.vhd stmchine.vhd watch.vhd		3			
Encoding Style:			J		
Binary     Onehot	Random	O Gray			
Analyze Only					
Read		[	Help		
Input Files	Elaborate	λ VHDL Options	λ Ve	rilog Opti	ons

# Figure 1-13 Spectrum Level 3 Input Files window

- 8. You will notice after the 'READ' operation that the 'View RTL Schematic' icon is now selectable, on the toolbar just below the pulldown menus.. Optionally you can now view the RTL Schematic by choosing Tools → View RTL Schematic or by clicking on the toolbar icon. The Schematic Viewer will come up with the design loaded and the schematic will be shown. You will notice as you select components in the schematic, that Spectrum automatically opens the corresponding HDL code and cross-probes to the code which created the selected logic.
- 9. Click on the Constraints tab. Since this design runs at quite a slow frequency it is not necessary to enter in a Clock frequency. You can enter in a Global timing constraint for the clock, of 40

MHz to see the resulting .ncf file file timing constraints that are written out. Click on the Apply button. We will be using the Input sub-tab, found at the bottom of this particular window, to lock two signals to two pins, then use a .UCF to lock all the rest in order to save time. See figure 1-14.

In the Input window highlight the signal reset, then give the Pin Location of P28, then click the Apply button.

Next highlight the signal strtstop and lock it down to pin 18 using the same process as above.

out Ports:	-Input Constraint-		ns
- E reset - E strtstop - E clk_select	Infinite Drive     Input Drive	·	
		d:	pf
De machine (stmchine     Structure (stmchine     Structure (stmchine)     De sixty (cnt60)	e) Max Input Max		loads
➡ ➡ Isbled (hex2led) ➡ ➡ msbled (hex2led)	Rise: Fall:		ns ns
	Pin Location:	P28	
Delete Constraints	Insert	None	Ť

# Figure 1-14 Spectrum Level 3 Constraints window

10. Click on the Optimize tab. By default the architecture named inside should already be highlighted. We will be using all default settings, so simply click on the Optimize button. See figure 1-15.



Figure 1-15 Spectrum Level 3 Optimize window

11. Click on the Output tab. By default the Filename will be the top level file .EDF, i.e. watch.edf in this tutorial. Click on the Write Files tab in the lower portion of the Output window, and click on the Write button to write out the EDIF netlist as in the following figure 1-16.

Quick Techn	Input Constr	Optimi Timing	Report Output	P&I
Filename: watc	h_4ke/Synthesis/v	ratch.edl		
Format:				
	/HDL C Verilog			
O EDIF O S	SDF C XDB	O Preference	C NCF	
K Write vendor cor				
R Pre-process net				
Write only the top	b level of hierarchy	to file		
Wri	te		Help	
	Files EDIF	Out Options A	SDF Out Options	A

Figure 1-16 Spectrum Level 3 Write Files

The following files are written out to the working directory:

 $exemplar.log\ \mathchar`-$  text file containing all the information that scrolls by in the Main Window

exemplar.his - text file of the command and options run

watch.sum - Summary of the area and device utilization

watch.edf - Edif netlist to go into the Xilinx core tools

watch.ncf - constraints file for timing to go into the Xilinx core tools.

Optionally you can now view the schematics of the Optimized netlists by selecting: **Tools**  $\rightarrow$  **View Gate Level Schematic**. With Spectrum Level 3 you will be able to view the RTL Schematic after doing the 'Read' operation, and can view the Synthesized gaet level netlist after the 'Optimize' operation.

Optionally you can now implement the design through the Xilinx tools from the Exemplar main window, given that the Xilinx environment had been setup properly. This can be done by clicking on the P&R tab in the main window choosing the Execute Place\_Route option. If you are going to be doing a Timing Simulation you will also need to select Generate files for timing simulation, as well as Generate bit file if you are going to download to the demoboard. For more specific usage of the Xilinx Design Manager see the 'Implementing the Watch Design" section on Page 1-34 of this tutorial, which will refer you to the 'Watch Design Implementations Tools Tutorial'.

# **Operating Leonardo in Batch Mode**

As you were processing the Watch design in Leonardo you may have noticed that for each command that ran, such as Load Library, Read, and Optimize, that the exact command including the file names appeared in blue in the Leonardo Main Window. Each of these commands can be put into a file and run from a command line using the 'spectrum' command, which is equivalent to using the 4.2.2 'elsyn' command. This script file has already been created, called synthesis.tcl.

To run the Script from the Leoanrdo Spectrum GUI choose **File**  $\rightarrow$  **Run Script** and either select the file synthesis.tcl or type the filename in. Click the OK button and the script will be executed. To run Leonardo Spectrum in script mode you can also type the following from the UNIX prompt.

#### spectrum -file synthesis.tcl

This executes the Tcl script file and exits when finished. The file watch.edf as well as an exemplar.log file are created. The flow through Leonardo is fully defined by the commands in the script and not fixed as with Galileo compatibility mode. The script can use any command that Leonardo accepts including all Tcl and shell commands that can be found in the path.

# Implementing the Watch Design

To implement the design, refer to the Watch Design - Implementation Tools Tutorial. You can download this file by from:

ftp://ftp.xilinx.com/pub/documentation/M2.1i\_tutorials/ wd\_imp\_21i.pdf

If you are going to download and do a readback from the demo board you can get the Watch Design - Hardware Verification Tutorial from:

ftp://ftp.xilinx.com/pub/documentation/M2.1i\_tutorials/ wd\_hwd\_21i.pdf

You need the following files for implementation.

- watch.edf
- watch.ucf (provided, not created)
- tenths.ngc

You may want to create a directory in which to process the design thorugh the Xilinx core tools, such as m1\_run. The above three files will need to be copied over to this directory.

When you implement the Watch design in the Design Manager, you will need to set the Implmentation Options Timign Template to ModelSim VHDL for the VHDL tutorial to produce the tiem\_sim.vhd file, or ModelSimVerilog for the Verilog tutorial to produce the time\_sim.v file, and the time\_sim.sdf for timing simulation.

1. After creating/specifying a new project In the Design Manager main window go to the Design→ Options pulldown menu to open the Options dialog box.

2. In the Program Option Template, set the Simulation to the appropriate ModelSim Verilog or ModelSim VHDL. See Figure 1-17.

Place & Route Effort Level Eastest Runtime	<u> </u>	,	1	1	High Effort
Program Options					
Implementation:	Default				Edit Options
Si <u>m</u> ulation:	Modelsim VHDL				Edit Options
Configuration:	Default				Edit Options

# Figure 1-17 Design Manager Options Dialog Box

- 3. Proceed with the "Watch-Design Implementation Tools Tutorial."
- 4. Also it is possible to run a post-NGDBuild and post-MAP simulation, which may be helpful for debugging the design. However, this tutorial does not include running these simulations.

Also provided is the file implment.scr which will run the necessary programs to create the files needed for Timing Simulation and for downloading to the demoboard. To use the script file first copy the file implement.scr to the *path*/m1\_run directory. You will also need to copy the file bitgen.ut into this directory. To run the script file type the following at the UNIX prompt: ./implmement.scr. On a PC you can run each individual command contained in the implment.scr, from the MS-DOS prompt.

# **Timing Simulation**

### Verilog tutorial

For the Timing Simulation you will need the time\_sim.v and the time\_sim.sdf from the Xilinx core tools.

#### VHDL tutorial

For Timing simulation, you will need time\_sim.vhd and the time\_sim.sdf files from the Xilinx core tools.

Now that the HDL netlist has been resolved into primitives, the testbench configuration needs to be modified slightly. The UNISIM library was referenced in the RTL simulation since the pre-synthesis netlist contained instantiated Xilinx macros. Now for timing simulation the UNISIM library reference must be removed from the testbench.

Again, it is not necessary to create a clock for the WATCH testbench, since the design already contains the OSC4 component which generates the 8MHz and 15 Hz signals. However, for simulation purposes, it would take an enourmous amount of CPU time to simulate the 8MHz and 15Hz signals. Therefore, the testbench will create the clock signal and bring this clock in on the external clock signal 'ext\_clk' to speed up the simulation. When downloading to the demoboard the internal clock will be used, unless you are performing the Debugging Tutorial

To perform timing simulation for your design, follow these steps.

**Note:** The following steps for the Veriog/VHDL timing simulation have been combined into macro 'do' files. The file time\_sim.do can be run at the ModelSim prompt, followed by the mti\_run.do file. The time\_sim.do file will compile the HDL file and then start the simulator. The mti\_run.do file will bring up the necessary debugging windows and run the simulation for 4 ms.

Create a directory in which to run the timing simulation.

mkdir /tutor/time

1. Copy the following files to the /tutor/time directory.

#### Verilog tutorial

```
cp time_sim.v path/tutor/time/
cp time_sim.sdf path/tutor/time/
cp testbench.v path/tutor/time/
```

VHDL tutorial

```
cp time_sim.vhd path/tutor/time/
```

cp time\_sim.sdf path/tutor/time/

cp testbench.vhd path/tutor/time/

2. Another way to run ModelSim is to compile all the files outside of the GUI, then startup the GUI. To do this do the following:

Create the work directory in the /tutor/time directory.

vlib work

3. Modify the testbench to use the configuration for Timing Simulation. The Verilog Testbench does not need to be modified since the 'vsim' -L option will point to which library to use. Edit the testbench.vhd file, and at the bottom there are two sections. The first section is for functional simulation and is currently being used. This has to be commented out by using the '--' at the beginning of each line starting with the line

```
configuration overall of testbenchf is
```

and ending with the line

end overall

in the Functional Sim Section.

4. In the testbench.vhd Timing Sim Section, uncomment the lines by removing the '--' symbols, again for the line beginning with

```
configuration overall of testbenchf is
```

and ending with

end overall

5. Also in the testbench.vhd the reference to the UNISIM libraries must be removed. Use the '--' at the beginning of the following lines to comment them out:

librarary UNISIM;

use UNISIM.vcomponents.all;

- 6. Save the changes and exit the testbench.vhd file.
- 7. Compile the HDL files by doing the following from the UNIX prompt (UNIX), or from the ModelSim prompt (PC):

Verilog tutorial

vlog time\_sim.v

### vlog testbench.v

### VHDL tutorial

vcom tim\_sim.vhd

vcom testbench.vhd

8. Invoke ModelSim and read in the SDF file for timing simulation.

**Note:** For the Verilog flow NGD2ver automatically writes out a directive, \$sdf\_annotate within the time\_sim.v file. This directive specifies the appropriate SDF file to use in conjunction with the produced netlist. So, it is unnecessary for the user to specify an option for ModelSim to read the SDF.

### **UNIX** platform

From the UNIX prompt do the following:

Verilog

vsim -L simprims\_ver test

VHDL

vsim -sdftyp uut=time\_sim.sdf overall

### PC platform

From the ModelSim prompt do the following:

### Verilog

vsim -L simprims\_ver test

# VHDL

vsim -sdftyp uut=time\_sim.sdf overall

OR

### Reading the SDF in through the ModelSim GUI

### Verilog

NGD2ver automatically writes out a directive, \$sdf\_annotate within the time\_sim.v file. This directive specifies the appropriate SDF file to use in conjunction with the produced netlist. So, it is unnecessary for the user to specify an option for ModelSim to read the SDF. To load the design and to tell it to use the simprims\_ver simulation models type the following at the ModelSim prompt:

#### vsim -L simprims\_ver test

### VHDL

Alternatively after starting up ModelSim ModelSim EE users can select File  $\rightarrow$  Load New Design. ModelSim PE users can select File  $\rightarrow$  Simulate.

The Load Design dialog box opens as shown in the following figure 1-18.

- Load Design	
Design VHDL Verilog SDF	
SDF Files	
Region/File	Del
Add	
I Disable SDF warnings	ŧ
_ Reduce SDF errors to warnings	
Multi-Source Delay latest	
	.
Load Exit Save Settings C	ancel

Figure 1-18 Load Design Dialog Box

a) Click on the SDF tab of the Load Design window. Refer to the following figure 1-19.



### Figure 1-19 Specifying the SDF File

b) Click the Add button.

- c) Browse for the time\_sim.sdf file and select it.
- d) In the Apply to Region field type the following.

/uut

e) Click on the Design tab and select the Design Unit overall (should be in red) and Description Config.

These should both be highlighted when either is selected.

Load Design				
Design VHDL Verilog	g SDF			
Simulator Resolution: defa	ault — Browse			
Simulate:	Add			
Design Unit	Description			
⊕ osc4     ■	Entity			
overall	Config			
. TOC	Entity			
stopwatch	Entity			
testbenchf	Entity			
. toc	Entity			
·				
Load	Exit Save Settings Cancel			

### Figure 1-20 Loading the Design into MTI

f) Click the Load button.

9. View the necessary windows.

view wave signals source

10. Highlight the signals you wish to view and add them to the waveform window using the drag and drop technique.

OR

type the following at the ModelSim prompt:

### ModelSim EE 5.2 and PE 5.2

#### add wave \*

11. At the ModelSim prompt, run for 4 ms

#### run 4 ms

12. Right click in the waveform window and zoom in. Another way to zoom in is to press and hold the middle mouse button and draw a square around the area to zoom in on. If you click on the oscillator in the structure window you can then add the f15 signal from the signals window. After simulating you can zoom in and view the delay from the clock edge to the tenthsout, onesout, and tensout output change.

The Exemplar Tutorial is now completed!