Xilinx Alliance Series and Foundation Series Features

	Alliance	e Series	Foundation Series			
Features Included			Design Environment			
	Schematic & Synthesis		Schematic & ABEL		Schematic & Synthesis	
	ALI-BAS	ALI-STD	FND-BAS	FND-STD	FND-BSX	FND-EXP
EDA Libraries and Interfaces for Cadence, Mentor, Synopys, and ViewLogic	1	1				
Turns Engine (Workstation Only)	1	1				
Synthesis Constraint Editor and Timing Analyzer						1
Esperan MasterClass Lite VHDL Tutorial					1	1
HDL Synthesis Tools (ABEL, VHDL, and Verilog)					1	1
HDL Design Tools: HDL Wizard, Context Sensitive Editor, Graphical State Editor, and Language Assistant			1	1	1	1
Schematic Editor			1	1	1	1
Simulator (Functional and Timing)			1	1	1	1
HDL Synthesis Libraries (UniSim and Simprim)	1	1	1	1	1	1
Implementation Tools: Design Manager, Flow Engine, Timing Analyzer, Hardware Debugger, LogiBLOX, JTAGProgrammer, PROM File Formatter, Graphical Constraints Editor, Graphical Floorplanner	5	5	5	5	5	5
EDIF, VHDL (VITAL), and Verilog Back Annotation	1	1	1	1	1	1
LogiBLOX [™] Module Generator	1	1	1	1	1	1
Xilinx CORE Generator	1	1	1	1	1	1
CPLD Devices (XC9500 and XC9500XL)	1	1	1	1	1	1
FPGA (Low Density/High Volume Devices): XC4000E/XL (Up to XC4010E/XL) Spartan and SpartanXL (All) XC3000A, XC3000L, XC3100A, XC3100L XC5200 (Up to XC5210)	1		1		1	
FPGA (Unlimited Device Support): Virtex XC4000E/X (All) Spartan and SpartanXL (All) XC3x00A/L (All) XC5200 (All)		1		V		V
Xchecker Cable (Workstation Only)	1	1				
JTAG Cable (PC Only)	1	1	1	1	1	1