




CPLD J-TAG Cable (ISP: In-System Programming)



=====**Àü°í»çÇ×**=====

* Device, Target PCB** Áó±×(JIG)ç;í ÌááøµÈ »óÁç;¼ Power ONµÈÄ Data,; ±Á^Á^Ü

* °cDeviceÀç VCC pinç;í Bypass Capacitor,; Ìá »óÁçç^Ü

Hyun Myung Electronics Co., Ltd. Project: CONFIG
 +82-2-3141-0147 Sheet: Config5
 hmkor@hmelec.co.kr Date: 10/03/98