Previous

Guiding a Design

You can select a previously mapped, routed, or fitted implementation revision to use as a guide for implementation. You can also guide from the revision data copied to the project clipboard or from a guide file. The procedure for guiding your implementation is the same for FPGAs and CPLDs. However, guide algorithms differ between the two.

When guiding an FPGA design, the software attempts to use the guide for mapping and placing logic and routing signals for the current implementation revision of the design. This can reduce the amount of time the software takes to place and route. Guiding a design for an FPGA works as follows.

After these components and signals are placed and routed, the remainder of the logic is placed and routed. If you have made only minor changes to your design and want the remaining logic placed and routed exactly as in your guide design, select the Match Guide Design Exactly option. This option locks the placement and routing of the matching logic so that it cannot change to accommodate additional logic.

For CPLDs, each time you implement your design, a guide file is created (design_name.gyd) which contains your pinout information. You can reuse this file in subsequent iterations of your design if you want to keep the same pinouts. If you select a valid implementation revision, guide file name, or the project clipboard, the pinouts from that file will be used when the design is processed.


NOTE

You can override guide file locations by assigning locations in your design file or constraints file.


To Specify a Guide Design

  1. In the Design Manager project view, select an implementation revision icon.

  2. Select Design Set Guide File(s) from the Design Manager.

    The Set Guide File(s) dialog box appears, as shown in the “Set Guide File(s) Dialog Box” figure of the “Menu Commands” chapter.

  3. Select a guide design from the Guide Design drop-down list.

  4. For FPGA devices, select Match Guide Design Exactly if you want to lock the placement and routing of matching logic.

    For synthesis-based designs, use the Match Guide Design Exactly option only if the guide file is from the same design version.


    NOTE

    If you do not select this option, the guide files are used as a starting point only. This allows the mapper, placer, and router greater flexibility in accommodating design modifications, often resulting in greater overall success.


  5. Click OK.

    When you implement the design, the Flow Engine uses the specified file to guide the implementation.

Next