Figure 5.38 XC4000 Simulation Template VHDL/Verilog Tab

XC4000 Simulation Template VHDL/Verilog Tab figures/so4vv.gif