Figure 5.62 XC9500 Simulation Template VHDL/Verilog Tab

XC9500 Simulation Template VHDL/Verilog Tab figures/so95vv.gif