Circuit Schematic with Two Array Indexes