Hardwire for High Volume2001
20k
40k
60k
80k
100k
HardWire
250k
500k
750k
1M
1.25M
FPGA
Same curves, change numbers
Largest savings on biggest devices
Design Once
Risk-free migration
No test vectors
Logic Cells
Gates
$
ÀÌÀü ½½¶óÀ̵å
´ÙÀ½ ½½¶óÀ̵å
ù ½½¶óÀ̵å·Î À̵¿
±×·¡ÇÈ ¹öÀü º¸±â