RAM for Status registers
Provides up to a 16 to 1 density increase!
Easier routing for FPGA
Ten 16 bit read/write status registers on a bus use: 160 registers -or- 80 CLBs
In RAM the same ten status registers use:
16 four input look-up-tables -or- 8 CLBs
ÀÌÀü ½½¶óÀ̵å
´ÙÀ½ ½½¶óÀ̵å
ù ½½¶óÀ̵å·Î À̵¿
±×·¡ÇÈ ¹öÀü º¸±â