Xilinx VHDL / Verilog-HDL¿¡ °ü·ÃµÈ Á¤º¸¿Í ÀÚ·áµéÀ» Çѵ¥ ¸ð¾Ò½À´Ï´Ù... |
¸ñÂ÷
|
|
|
Active-VHDL Tutorial for Xilinx
FPGA Designs ÇѱÛÆÇ release 2 (1999.6.27) |
|
Xilinx Foundation 1.5¿¡¼ Active-VHDL·Î Simulation
Çϱâ (1999.12.25) |
|
Xilinx Training Center - VHDL Class (1999.6.18) |
Copyleft Chang-woo,YANG