|
|
|
|
|
You can use Foundation Express to construct asynchronous designs that use multiple clocks or gated clocks. Although these designs are logically and statically correct, they may not simulate or operate correctly because of race conditions.
The “Foundation Express Directives” chapter describes how to write Verilog descriptions of asynchronous designs.