|
|
|
|
|
In Verilog, expressions consist of a single operand or multiple operands separated by operators. You use expressions where a value is required in Verilog.
This chapter explains how to build and use expressions. The chapter is divided into the following sections.