A Verilog functional (or Register Transfer Level) description describes a circuit in terms of its registers and the combinatorial logic between the registers.
The following sections of this chapter describe how to construct and use functional descriptions.